The SATA310 complies with the industry standard serial ATA specification
(revision 1.0) supports SATAII speed requirements and can be easily adapted
to support the SAS standard. In a serial ATA application, it is designed for
either host or device operations and can drive electrical cables directly,
without external components.
The architecture is optimized to deliver the best jitter performance
together with small transceiver size, low power consumption and easy migration into
future of process geometries. |
|
In addition , the SATA310 has a modular design, sharing blocks to reduce
power consumption and area where multiple PHY are to
be integrated into a single ASIC. To reduce electromagnetic interference
(EMI), the SATA310 supports SSC modulation, and the SSC transmit
function can be disabled if required.
The SATA310 also integrates 8b/10b encode/decode functions offering
a higher level of integration. The SATA310 performs the high-speed
serialization and deserialization function and provides a 20-bit
wide parallel interface to the link. The parallel interface runs
at 75 MHz for 1.5Gbps and 150MHz for 3.0Gbps. The timing source
(clock) can be provided internally or externally, and as it is designed
with a true DFT approach, all the internal logic is accessible through
a scan path. A self-test capability (BIST) is included. This latest
addition to the ST product family for storage and computer applications
completes the ST product and IP portfolio for serial interfaces. The SATA310 enables interoperability and rapid technology integration. |
|
| |
 |
Compliant with the industry standard serial
ATA specification, both Gen1 and Gen2, SATA II speed requirements |
 |
Easily adaptable to meet serial attached SCSI
(SAS) specifications |
 |
Support for 1.5 and 3.0 Gbps data rate |
 |
Support for Spread Spectrum Clocking |
 |
Integrated Oscillator provides 75 MHz and 150 MHz
system clocks |
 |
20-bit wide parallel transmit and receive
words |
 |
Integrated 8b/10b encode/decode |
 |
Integrated Out-Of-Band Signaling |
 |
Integrated elastic buffer for timebase correction |
 |
Integrated I/O impedance adaptation |
 |
JTAG test access port |
 |
Integrated dynamic BIST |
 |
Boundary SCAN |
 |
HCMOS 0.13µm CMOS technology, 1.2 V and
2.5 V power supply |
 |
Low Power (150 mW) |
 |
Shared block for multiple line integration with
minimum power and area data frequency |
|
| |
Related Information |
Serial ATA
Serial ATA is the higher speed, lower power, evolutionary replacement
for the Parallel ATA (PATA) interface standard that until recently
has been used in almost all hard-disk drives for both desktop
and laptop computers. Storage devices based on SATA benefit from
greater speed, simpler upgrades and easier configuration.
|
| |
|
|
|