Is there any software for the design parameters calculation of a SMPS using ST VIPer device?
Is the VIPerXXX Design Software available for download from Internet ?
In case of multiple output, secondary feedback, how is VDD being stabilized?
What is the effect to the output voltage if VDD changes dynamically?
How to reduce VDD fluctuation in a typical design
Why power supply output power is reduced by half while input voltage is varying from one value to another (wide input range)?
Can you please provide high frequency transformer design reference manual ?
From datasheet, it's recommended Duty cycle (D) >80% while operating frequency is 100 kHz. Is this apply to fixed AC voltage input or wide AC input voltage?
How does this D>80% being defined?
Is missing cycle >80% or effective duty cycle >80%?
Can duty cycle be used to calculate the number of returns directly?
Does VIPer has Peak voltage clamp built-in at VDD pin and Source pin?
Is it necessary to add external peak voltage clamp network components at both pins?
Please provide reference design material regarding the above.
From manual calculation, if the capacitor Cvdd=22uF, the start up time is approximately 5.0msec. Is this value too small?
Will it cause start up problem?
From a typical compensation network (figure 15), will the compensation network design C1 (Comp to ground)= 22pF, C2 (Comp to resistor)=0,1uF & R2(C2 to ground) =1k ohm cause ABNORMAL effect?
If yes, please provide material to determine the best component value?
|
|
|
