



What happens to the M24xxx I²C EEPROM if the I²C bus communication is stopped?

This Application note describes what can be attempted to set an M24xxx memory back to a known state if it has been suddenly stopped before completion of the current I²C instruction.

The method presented here will work regardless of whether the device was stopped during an incoming or an outgoing Byte transfer. It is used to resynchronize the memory device whenever an undefined state has been detected on the I²C bus.

1 Resynchronizing the M24xxx's internal logic

If the Bus Master (the microcontroller or processor) or other components on the I²C bus have failed, with clock and data lines being improperly driven, the internal state of the M24xxx might reach an unknown state. The M24xxx internal logic must be resynchronized. The analysis of this situation can be structured under the following sub-headings:

- *The interrupted transmission was an Incoming data Byte*
- *The interrupted transmission was an Outgoing data Byte (during a READ cycle)*

1.1 The interrupted transmission was an *Incoming data Byte*

The issue of a STOP condition is sufficient to abort the transmission. However, if the last transmitted instruction was a WRITE, the STOP condition is also able to start the internal Write cycle (if the STOP condition occurs after the 9th clock cycle of each data Byte). It is therefore risky to send a single STOP condition.

It is recommended, instead, to issue a START condition first, followed by a STOP condition. The START condition aborts the transmission, and leaves the M24xxx waiting for a Device Select Code; the STOP condition then sets the M24xxx in stand-by mode.

Caution: resynchronization does not modify the internal address counter. In order to define the internal address counter value, the next instruction must be Byte Random Read, Sequential Random Read or Write (the current Read or Sequential Read instruction does *not* modify the internal address counter).

1.2 The interrupted transmission was an *Outgoing data Byte* (during a *READ* cycle)


A tricky configuration might be reached if, after loosing the Bus communication control, the M24xxx memory is stopped when outputting a "0" on SDA. In such a case, even if the Bus Master transmits a START condition, the M24xxx memory cannot decode it as the "SDA bus" is forced to "0". A good way to work around this state is to have the Bus Master sending several clock cycles until the M24xxx outputs a "1": once the "1" state has been output, a START condition transmitted by the Bus Master will be correctly decoded by the M24xxx memory.

The same result can be reached using a blind sequence, with two possible outcomes:

- a) **worst case:** when it lost the Bus communication control, the M24xxx memory device was starting to clock out eight 0s (the data Byte was 00h), as shown in [Figure 1](#).
As the ninth clock pulse makes the M24xxx output a NoAck state ("SDAout from memory device" is "1"), the falling edge of "SDAout from Bus Master" correctly drives the "SDAbus" and this event is decoded as a START condition by the M24xxx memory.
- b) **standard case:** when it lost the Bus communication control, the M24xxx memory device was starting to clock out a Byte composed of "0s" and "1s"; the START condition is decoded sooner, that is with the first bit of data "SDAout from Memory Device" ="1". In such a case, the M24xxx memory decodes N successive START conditions (one START condition for each "SDAout from Memory Device" ="1") which restart the M24xxx memory N times, before decoding the final STOP condition (see [Figure 1](#)).

Caution: resynchronization does not modify the internal address counter. In order to define the internal address counter value, the next instruction must be Byte Random Read, Sequential Random Read or Write (the current Read or Sequential Read instruction does *not* modify the internal address counter).

Figure 1. Nine attempts at a START condition and then a STOP condition



1. The STOP condition following the START condition sets the M24xxx in Standby mode. It can be also envisaged to have a new instruction directly after the START condition.

It is recommended that the Bus Master sends to the M24xxx two overlapping trains of pulses on SCL and SDA as shown in [Figure 1](#). This is not a standard sequence from the I²C protocol, but a specially designed sequence for resynchronizing the device to a known state. The main part of the sequence consists of nine rising edges of SCL, interleaved with nine attempts by the Bus Master to force a falling edge on SDA, while SCL is High. In this way, the Bus Master makes nine attempts at generating a START condition. It is certain to succeed on the ninth attempt, if not before. The START condition can be followed by a STOP condition that will put the device in its known standby state.

2 Revision history

Table 1. Document revision history

Date	Version	Changes
07-Nov-2001	1.0	First Issue
27-Sep-2002	1.1	Minor revision
25-Aug-2004	2.0	Indication of improvements that might be possible outside the worst cases
28-Aug-2006	3	Application note revised to limit the topic to the case where the I ² C bus communication is lost.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com