AN1673 APPLICATION NOTE
L6598 OFF-LINE CONTROLLER FOR
RESONANT CONVERTERS
INTRODUCTION Because of the much high efficiency that can be achieved (higher than the traditional PWM) and the reduction of the high frequency electromagnetic interference (thanks to the utilization of parasitic parameters of the circuit), the interest for resonant topologies is recently growing in power conversion market. In fact this kind of topologies allows high power/weight ratio and low power dissipation of the power parts. Several power supply application segments such as Adapters, Television, Monitor, Telecom and Car Radio can benefit by using converters based on the topology. The L6598 is designed for half bridge configuration. This paper deals on how to use this device. At the end, it will be discussed concerning some design criteria and application tips. FEATURED DEVICE DESCRIPTION The device, whose internal block diagram is shown in fig.1, is an integrated circuit realized in Off-Line technology. Able to drive Powermos or IGBT, in half bridge topology, it is provided with all the features (such as VCO, Soft-Start, OP-Amp and Enables) needed to implement and control properly a resonant SMPS with the minimum components count. Even though the device is able to withstand high voltage, it can operate at low voltage starting from its operative supply. It is available in DIP16 and SO16N packages. The most significant peculiarities are: dv High voltage rail (up to 600V) and ----- immunity ( 50 V/ns) at full temperature range. dt 250 mA (source) / 450 mA (sink) driver current capability. Under voltage lockout. Precise current controlled oscillator and frequency shift for soft-star function. Integrated bootstrap driver for C-boot charging. Figure 1. Internal Block diagram
H.V. BUS CFIL VS 12 5 6 7 OP AMP + UV DETECTION 16 VBOOT
OPOUT OPINOPIN+
BOOTSTRAP DRIVER
HVG DRIVER
15 14
HVG OUT
CBOOT LOAD
Ifmin
VREF
DEAD TIME
DRIVING LOGIC
LEVEL SHIFTER
VS 11 LVG GND
4 Rfmin Ifstart VREF CONTROL LOGIC
LVG DRIVER + Vthe2 9 EN2 Vthe1 10 8
EN1
2 Rfstart 3 Cf ISS VCO
+ -
1 CSS
D03IN1429
April 2004
1/24
AN1673 APPLICATION NOTE
DEVICE PINS FUNCTION
Pin # 1 Name CS S Description Soft Start Timing Capacitor. The device is provided with Soft Start features. The capacitor CSS sets the soft start time, according to the relations: TSS = kSS · CSS (typ. kSS = 0.15 s/F). In steady state the voltage at pin1 is 5V. During TSS a current Iss, function of Ifstart, charges the capacitor. Anyway TSS, set at kSS · CSS depends only on CSS value. See pin-2 and timing description in the data-sheet. Maximum Oscillation Frequency Setting. A resistance connected between this pin and ground sets the fstar t value, fixing the difference between fstart and fmin (fstar t > fmin). The voltage at this pin is fixed at VREF = 2V, so Rfstar t programs the Ifstart current = VREF/Rfstar t. The Rfstar t value is recommended to be not less than 18 - 20 kOhm. Oscillator Frequency Setting. The CF capacitor, with Rfstart and Rfmin, sets fstar t and fmin. In normal operation this pin shows a triangular wave. See timing and oscillator section in the datasheet. Minimum Oscillation Frequency Setting. A resistance connected between this pin and ground sets the fmin value. The voltage at this pin is fixed at VREF =2V, so Rfmin sets the Ifmin current equal to VREF/Rfmin. To set precise frequency, the Rfmin value is recommended not to be less than 20 kOhm. Out of the operational amplifier. Characterized with 1M-gain bandwidth product, this Op Amp is a free feature for any need. To implement a feedback control loop this pin can be connected to the Remind pin by means of an appropriate circuitry. Inver ting Input of the operational amplifier. Non Inverting Input of the operational amplifier. Enable 1. This pin forces the device in latched shutdown state (The same as in under voltage conditions). Active high, the typical threshold level is 0.6V. There are two ways to resume normal operation. The first is to reduce the supply voltage below the under voltage threshold and then increase it again until the valid supply is recognized. The second is activating EN2 input. The enable-1 is especially designed for strong fault (e.g. in case of short circuit or open load). Enable 2. Enable input (active high at 1.2V threshold level). When activated, this function forces the soft-start sequence to be executed. The EN2 is prevalent on EN1 and so; it is possible to cancel the latched enable (EN1). Ground Low Side Driver Output. This pin must be connected to the low side power MOSFET gate of the half bridge. A resistor connected between this pin and the power MOS gate can be used to reduce the peak current. Supply Voltage. This pin will be connected to the supply filter capacitor. An internal clamp (15.6V typical) limits the supply voltage. Not Connected. This pin is not internally connected thus increasing the distance between the high voltage and low voltage circuitry. The increased distance gives benefit for insulation. High Side Driver Floating Reference. This pin must be connected close to the source of the high side power MOS or IGBT. High Side Driver Output. This pin must be connected to the high side power MOSFET gate of the half bridge. A resistor connected between this pin and the power MOS gate can be used to reduce the peak current. Bootstrapped Supply Voltage. The bootstrap capacitor must be connected between this pin and VS. A patented integrated circuitry replaces the high voltage external diode. This feature is achieved by means of a high voltage DMOS, synchronously driven with the low side power MOSFET. See Bootstrap section in the data-sheet for details.
2
Rfstar t
3
Cf
4
Rfmin
5
OPout
6 7 8
O P I NOPIN+ EN1
9
EN2
10 11
GND LVG
12 13 14 15
Vs N.C. OUT HVG
16
Vboot
2/24
AN1673 APPLICATION NOTE
DEVICE OPERATION. The device will start its function as the supply voltage reaches the UVLO threshold. Before the supply threshold is O.K., both the external half bridge's Powermos are cut off thank to the low impedance of the drivers. As the supply is valid, the circuit starts to run; the low side driver is active during the first half period so that the boost capacitor will be fully charged. The oscillator is based on a current controlled oscillator. Choosing the appropriate biasing at Rfmin and Rfstar t we can define the minimum and maximum frequency operation limits. The device is provided with soft start function (ss); connecting a delay capacitor at CSS, it can be controlled ss time. At start up the frequency is set to the maximum value (Fmax) and will gradually decrease to the operative one during the startup time. The oscillator controls the power stage circuit by the Low and High side gate drivers, connected to the external Power MOS . The control of the frequency can be done acting on the Rfmin in closed loop controlled condition. The significant current capability of both, the high and low side drivers (typically 450mA source and 250mA sink), allows many different power MOS size to be driven maintaining fast switching transition. The internal logic ensures a dead time between the gate turn off of the high/low side and the low/high side gate turn on. This important feature allows to easily operating in zero voltage-switching mode, minimizing the transistor switching losses and the electromagnetic interference (see below in the soft switching section). The built-in dead time is typical 300ns; the transition will be completed within this time. The integrated Bootstrap function, allows avoiding the need of the external fast diode for charge the bootstrap capacitor (required to supply the floating driver). The internal operational amplifier can be useful in closed loop control or protection function. SOFT START AND OSCILLATOR. The soft start function consists in a period of time, TSS, in which the switching frequency shifts from fstart to fmin. This feature is detailed explained below (ref. to fig.2). Figure 2. Soft start timing and Oscillator to drivers phase.
VS Cf fOUT fstart
fmin HVG
VCss LVG TSS
D03IN1441
During the soft start time the current ISS charges the capacitor CSS, generating a voltage ramp which is delivered to a trans conductive amplifier, as shown in fig. 2. Thus this voltage signal is converted in a growing current, which is subtracted to Ifstar t. Therefore the current, which drives the oscillator to set the frequency during the soft start, is equal to: [1] g m IS S I o s c = I m i n + ( I s t a r t g m V C C S ( t ) ) = I m i n + I s t a r t --------------------- t CS S
3/24
AN1673 APPLICATION NOTE
Where: [2] VREF I m i n = ---------------- ; R m i n VREF I s t a r t = ------------------ ; R s t ar t VREF = 2V
At the start-up (t=0) the L6598 oscillates (see also fig3 and relation [7]) at fstar t: [3] [3b] IO S C s t a r t = 1 = ------------------------------- set by: -t 2 C V C 1 --I o s c 0 = I m i n + I s t a r t = V r e f ---------------- + --------1------- R R
min start
At the end of soft start (t = TSS) the second term of eq.1 decreases to zero and the switching frequency is set only by Imin (i.e. Rmin): [4] VREF I O S C ( T S S ) = I m i n = ---------------R m i n g m IS S CS S I s t a r I s t a r t -------------------- T S S = 0 T S S = -------------------------------t CS S gm IS S
Since the second term of eq.1 is equal to zero, we have: [5]
Note: there is not a fixed threshold of the voltage on CSS in which the soft start finishes (i.e. the end of the frequency shifting), and TSS depends on CSS, Istar t, gm, and ISS (eq. 5). Making TSS independent of Istar t, the ISS current has been designed to be a fraction of Istar t, so: [6] I s t a rt CS S I s t a r t CS S I S S = --------------- T S S = ------------------------------- T S S = --------------- T S S = k S S C S S gm IS S K gm K
In this way the soft_start time depends only on the capacitor CSS. The typical value of the kSS constant (Soft Start Timing Constant) is 0.15 s/F. The current Iosc is fed to the oscillator as shown in fig. 3. It is twice mirrored (x4 and x8) generating the triangular wave on the oscillator capacitor Cf. Referring to the internal structure of the oscillator (fig.3): [7] IO S C 1 m i n = -- = 2 ----------------------C V C t
Where: IOSC = 4 · IRmin ; VC is the peak to valley oscillator value (2.84V). A good relationship to compute an approximate value of the oscillator frequency in normal operation is: [7b] 1.41 m i n = -----------------------------R m i n C t
The degree of approximation depends on the frequency value, but it remains much good in the range from 30kHz to 100kHz (fig.4).
4/24
AN1673 APPLICATION NOTE
Figure 3. Oscillator Block
TSS
ISS
Ifstart
Ifmin IOSC
+
CSS Vth+ + S
X4
Cf R X8
+ Vth-
D03IN1444
Figure 4. Frequency Diagrams
fmin (KHz)
D98IN891
fmin (KHz)
Rf=19.9K - calc.
D03IN1442
100
400
80
Rf=19.9K - meas.
60
200
40
Rf=90K - meas. Rf=90K - calc.
20 20 40 60 80
100 Rfmin(K)
0
0
200
400
Cf(pF)
BOOTSTRAP SECTION. The supply of the high voltage section is obtained by means of a bootstrap circuitry. This solution normally requires a high voltage fast recovery diode for charging the bootstrap capacitor (fig. 5a). In the device a patented integrated structure, replaces this external diode. It is realised by means of a high voltage DMOS, driven synchronously with the low side driver (LVG), with in series a diode, as shown in fig. 5b.
5/24
AN1673 APPLICATION NOTE
Figure 5. Bootstrap driver.
DBOOT
VS
VBOOT CBOOT VOUT
VS
VBOOT CBOOT LVG VOUT
a
D02IN1390
b
To drive the synchronised DMOS it is necessary a voltage higher than the supply voltage VS. This voltage is obtained by means of an internal charge pump. The diode connected in series to the DMOS has been added to avoid undesirable turn on of it. The introduction of the diode prevents any current can flow from the Vboot pin to the VS one in case that the supply is quickly turned off when the internal capacitor of the pump is not fully discharged. The bootstrap driver introduces a voltage drop during the recharging time of the capacitor Cboot (when the low side driver is on), which increases with the frequency and with the size of the external power MOS. It is the sum of the drop across the RDSON and of the diode threshold voltage. At low frequency this drop is very small and can be neglected. Anyway increasing the frequency it must be taken in to account. In fact the drop, reducing the amplitude of the driving signal, can significantly increase the RDSON of the external power MOS (and so the dissipation). To be considered that in resonant power supplies the current, which flows in the power, MOS decreases increasing the switching frequency and generally the increases of RDSON are not a problem because power dissipation is negligible. The following equation is useful to compute the drop on the bootstrap driver: [8] Qg V d r o p = I c h arg e R d s o n + V d i o d V d r o p ------------------- R d s o n + V d i o d e T
c h arg e
Where Qg is the gate charge of the external power MOS, Rdson is the on resistance of the bootstrap DMOS, and Tcharge is the time in which the bootstrap driver remains on (about the semi period of the switching frequency minus the dead time). The typical resistance value of the bootstrap DMOS is 150 Ohm. For example using a power MOS with a total gate charge of 30nC the drop on the bootstrap driver is about 2.5V, at a switching frequency of 200kHz. In fact: [9] 130 n Q V d r o p = ------------------ 150 + 0.6 V 2.6 V 2.3 s
In practice, if a significant drop on the bootstrap driver (at high switching frequency when large power MOS are used) represents a problem, an external diode can be used, avoiding the voltage reduction on the Cboot.
6/24
AN1673 APPLICATION NOTE
ENABLE FUNCTIONS. The L6598 is provided with two different enable inputs, EN1 (pin8) and EN2 (pin 9), suitable for a flexible control of the application. The Enable 1 (active high) threshold is typically 0.6V. When activated, it forces the device in a latched shut down state in which the oscillator is stopped and both HVG and LVG are cut off, like in the under voltage condition. In this state the device sinks from the supply a low quiescent current (250A max.). There are two ways to restart the device: one is reducing the supply voltage below the turn off threshold (then turning it on again). The second is activating Enable 2 input (fig.6). Latched O.V.P function can be achieved using this function. Figure 6. Enable 1 timing diagrams
HVG
LVG
EN1
EN2
D98IN890
The En2, active high, has a typical threshold of 1.2V. It restarts the start up sequence and, if the En1 has been previously activated, it resumes from the latched condition (fig.7). Figure 7. Enable 2 timing diagrams
VS
fOUT
fstart
fmin
EN2
VCss
TSS
TSS
D03IN1443
7/24
AN1673 APPLICATION NOTE
RESONANT APPLICATIONS. In the switched mode power conversion, the resonant converters can be distinguished from the non-resonant ones observing the waveforms, specifically seen by the power switches and parasitic elements within the converter. In practice, in contrast to a traditional PWM (typically rectangular/trapezoidal shaped), the resonant converters waveforms contain pieces of sinusoidal ringing waveforms. The resonant conversion technique can be applied for all the converter topologies (buck, boost, flay-back). It is possible to classify this kind of converters in different classes: Series or parallel load of the resonant circuit. Fixed or variable frequency operation. Continuous or discontinuous resonance. Full resonant, half resonant (resonant switches) converters. This technical paper can't discuss about the variety of many different topologies. We can define resonant the converters that takes advantage of the L-C network resonance and the concerning possibility to switching in zero-voltage or zero-current condition. Zero voltage switching is generally considered essential in high frequency-high voltage applications because of the parasitic capacitors of the power devices. The ZVS topology can suffer from high voltage stresses related to the ringing switch voltage wave-form, but the recent efficient way to realize the half bridge connection of the power switches, offers the soft switching features in both, "ON" and "OFF" edges off commutation and so, the full resonant converters to be easy realized. The device is designed for the applications based on half-bridge topology, working with 50% duty cycle at variable frequency. In this type of converters the control of the output parameters will be accomplished by varying the switching frequency. The most popular Load Resonant Converters (SR series resonant, PR parallel resonant, LCL type series resonant and so on) can be implemented using this configuration (See fig. 8). Figure 8. Half Bridge Connection.
+HV-BUS V@OUT QH DH TIME
DRIVER-H
OUT L-SERIES DRIVER-L QL DL CRES V@CRES L-MAGNETIZING LOAD
D03IN1434
TIME
In the present discussion (for highest interest on it), we will normally refer to applications realized by using a transformer (T) in charge of to separate the load from the mains. Moreover, because of the device operation mode, the continuous mode resonant converter is the configuration of our interest (Ref fig.9). In particular, we will refer to the LCL.
8/24
AN1673 APPLICATION NOTE
Figure 9. Insulated LCL converter
C.M.S.R.C. BOOT DRIVER-H HVG C-BOOT QH DH L-SERIES CFILT LVG QL DL LOAD +HV-BUS
OUT DRIVER-L
RECT
GND
L6598
CRES
TRANSFORMER
D03IN1435
Resonant circuits. Any resonant circuit includes capacitors and inductors. Since we deal about applications using the transformer, it can be useful to recall the equivalent scheme of the transformer (fig.10), with its simplification and parameters. The stray inductance is the one that can be measured from the primary side with the secondary winding in short circuit connection. The magnetizing inductance is the one that can be measured from the primary opening the secondary. The parasitic capacitors will not be considered. The simplified diagram of the transformer is acceptable for the present circuits discussion. Figure 10. Transformer equivalent circuit
Transformer equivalent circuit diagram L/1-Stray L/2-Stray Simplified Transformer diagram LStray
Cstray1
Primary L.Magnetizing
Secondary
LOAD
L.Magnetizing
LOAD
Cstray1-2
D03IN1430
We can now define some basic resonance circuits and their inherent impact on the application, (ref. to fig.11).
9/24
AN1673 APPLICATION NOTE
Figure 11. Resonance's LCL-Resonant Converter
+HV-BUS
H.B. RESONANCES L-RES2
DRIVER-H QH DH
OUT
LEXT
LSTRAY
LMAGN
DRIVER-L QL DL COS
L-RES1 LOAD CRES
D03IN1431
In the diagram at Fig.11, it can be observed the net circuit (seen from the OUT node) driven by the half bridge totem pole. The circuit path consists in the series of a determine inductors (L_RES1), the primary of the transformer (LMag. // Load) and the resonant capacitor (CRES). We call the series of the L_RES1 and the Magnetizing inductance (LMag.) L_RES2. The COS, placed between OUT and ground, is the equivalent capacitance seen at the driving node (related to the power switches and to the circuit's distributed capacitors). Let's start calling basic resonance the one concerning the circuit path net COS + L_RES + CRES. Where L_RES can range between L_RES1 and L_RES2 depending on the Load value. Assuming the CRES (tens or hundreds nF) value much higher than the COS one (COS is normally in the range of nF or lower values), we can just consider the series COS + L_RES. This basic resonance concerns the soft switching operation. Soft switching. Still referring to figure 10: The external active switch (QH) is cut off before the current across the inductance reaches its zero (the active time is less than half period), the current is so forced to flow from the node OUT; initially discharging COS then, as the voltage cross the voltage threshold, throw the free wheeling diode DL. After a short time ( 300ns), when the Drain-Source voltage of QL is close to zero, the inherent gate driver will be activated confirming its "ON" state. The same will arises at the second half period: Driving off the active QL produces the commutation of the node Out thanks to the energy transferred from the coil L_RES to the capacitance Cox and the resulting activation of the opposite diode DH. Both the rising and falling edges of the commutation can be considered as portions of the "above defined basic resonance. In Fig.12 it can be observed the portion of sine shaped of the Out node commutations.
10/24
AN1673 APPLICATION NOTE
Figure 12. Soft switching
VOUT (V) 600
D03IN1445
400
200
0
100nsec/div.
This way to operate allows the "zero-voltage switching" thus dramatically reducing the switching losses and improving the noise immunity of the system. To operate in soft switching, it has to be ensured that the gate cut-off is forced before the current, flowing in the load, reaches the zero or its polarity is reversed. As can be easy realized, care will be taken in order to do not disconnect the OUT node. The basic resonance and its consistent soft switching operation, is essential for resonant converters even if it is not involved in the energy regulation. Varying the frequency for the regulation. As the soft switching condition can be ensured, let us proceed describing the resonant circuitry that allows controlling the output by varying the switching frequency. The resonant path is inherent to the circuit L_RES + L-MAGNETIZING//LOAD + CRES (see fig. 13) and its resonance is applicable to modulate the energy transferred to the output (Load), varying the frequency. Figure 13. LCL resonant path
L-SERIES
L-MAGNETIZING
LOAD
CRES
D03IN1432
The Load block (connected in parallel to the magnetizing inductor) includes the load "seen at the secondary" reflected back to the primary. Now, we must consider that the load could vary much (the extreme limits are the short circuit and the open load). Moreover, in the real converter (see fig14), the load includes a rectifier section and the output filter. Therefore, even in the limits of the single cycle, the load changes much and the L-MAGNETIZING can be seen in parallel to a very low impedance during the diode conduction (charging Co) and to very high impedance as the diode is cut off (i.e. as the instantaneous voltage at the anode drops down lower than the output one).
11/24
AN1673 APPLICATION NOTE
Figure 14. Simplified real converter
SECONDARY SIDE HV BUS VOUT HS N1 L-SER TRANSFORMER LS CRES PRIMARY SIDE
D03IN1433
CO N2
LOAD
FULL BRIDGE RECTIFICATION
Consistent with the above consideration, we can see the circuit as a multiple resonant path. E.g. in the family of curves depicted in fig.15, it can be observed the trend of the admittance as a function of the frequency, for different resistive load. Figure 15. Multiple Resonance
D03IN1446
1 ) log ( Z
F01
F02
operating locus
1-104
1-105
1-106
We have two separate peak of resonance: The first peak (F01, lower in frequency) is inherent to the magnetizing inductance (in series with the L.Ext. if one is connected) it is the case with the load open. The second resonance (F02) depends on the series inductance L_SERIES (case in which the load is much heavy or during the rectifier's conduction phase). Both the resonance play a role in the energy transferred to the load and its control. We can start to discuss assuming the value of the magnetizing inductance (L-MAGNETIZING) is so high that its current is negligible for the frequency range of our interest. In this hypothesis, it is evident that the maximum current will occurs at the peak of F02 resonance; it should not be reasonable to operate at frequency lower than F02 in order do not loosing the zero-voltage switching and also because the energy transferred to the load should not longer be increased reducing the frequency. In the practice, for the real transformer, the magnetizing inductance can't be negligible (its value will not be so high). Anyway it should be possible to control its value making so it possible to operate at switching frequency lower than the F02 (See fig16).
12/24
AN1673 APPLICATION NOTE
Figure 16. Vout + I(Cres) characteristics.
VOUT (V) (2) 600 I(Cres) (1) 2
D03IN1449
(2) 400 (1) 1
200
0
0 5sec/div.
-1
The control of magnetizing inductance (in the LCL topology) can play an important role in the energy management; its value (and its ratio with L-SERIES) will affect more than one behavior of the application. Assuming the load is disconnected, the maximum current occurs at the peak of F01 resonance that concerns the path LMAGNETIZING + CRES. The value of the magnetizing inductance will be (usually) significantly higher than the series inductance, consistently; the "lowest" resonance (F01) is mainly dependant on its values. We can define F01 "lowest" resonance to well remind that the switching frequency must not be lower than its value. In fact, forcing the half bridge working at lower frequency (F01), the series circuit represents a capacitive load. This condition cannot be accepted in the application for the following reasons: In capacitive load the "zero voltage switch operation" is lost with resulting significant power dissipation (hard switching). In closed loop, the transfer function should be reversed (when going in below resonance) and the control should be lost. To summarize: It is needed to operate in the "inductive region" of the curve. In this way, the higher frequency applied to the resonant net, the lower is the resulting power. It is remarkable that, working in the deep inductive mode (far from the peak of resonance), the current moves from sinusoidal shape to triangular and wide frequency change is requested to control the regulation. On the contrary, working as close as possible to the resonance, for a given load change, the frequency variation will be minimized. If the application is designed to operate between to the "lowest" resonance (F01) and the second resonance (F02), it will be verified that the primary current (at the switch off time of one of the two Powermos), should not be too low in order to ensure the energy needed for soft switching in all condition. The L6598 function and the resonance's effects in the regulation have been discussed. Now we can start to describe some design criteria.
13/24
14/24
C13 4.7nF D8 1N4148 R38 22 C14 2.2F D1 STTA106 C26 100nF 5T D10 1N4148 R21 330 VS RFSTART 12 2 7 6 D11 1N4148 U2 10 (DIP16) OPOUT E30*15*7 R35 0.022 5 11 5+5 Turns C 18 330F 35V 14 OUT T2 L1=1H C 19 330F 35V C 20 100F 35V 16 C12 100nF VBOOT STPS40L40CT R22 47K 8 15 R14 16K OPIN+ OPINGND EN1 HVG R20 22K C28 100nF Q2 STP4NK50 C5 10F DZ1 15V R39 100 D3 1N4148 D2 1N4148 C6 33F 450V D9 1N4148 C4 220nF GD R7 33 R8 47K 4 1 R15 1.8K CS R12 750K C29 22F 7 R11 750K Q1 STP9NB50 (TO220)
Ra 33
F1 FUSE
P1 BRIDGE
R1 750K
NTC
R4 180K
R6 68K
L1
R5 180K
R2 750K
ZCD
VCC
AN1673 APPLICATION NOTE
MULT
3
5
8
C1 680nF 400V
R3 10K
C2 100nF
U1
L6561/2
(DIP8)
Figure 17. Diagram of the application
GND
6
2
L6598
LVG R23 330
COMP
C3 0.47F R50 12K
INV
VOUT
R51 560K R9 0.82 R12 750K RFmin 4 3 1 9 C11 100nF R25 330 D13 1N4148 CSS C10 100nF to 330nF EN2 CF R28 4.7K C30 8.2nF OPTO 5 4 6 4N35 R30 4.7K C9 330pF R18 68K R10 0.82
Prim=65 Turns Q3 STP4NK50 C17 R24 330pF 47K 630V R26 D12 1N4148 12K
C23 0.47F
C16 22nF 630V PHE428 1 R36 4.7K C25x 4.7F 25V R45 4.7K 2 1N4148 OPTO
R33 470
1N 4148
R47 14K R37 2.2K R40 10K
C25 2.2nF 3KV
R46 330K
C22 100nF C12 100nF VOUT OUT2 R44 10K R42 120K C24 100nF R43 5.1K InvIN2 VREF 6 3 7 1 U3
R41 10K Cx 4.7nF OUT1 8 VC C
TSM103A
NiIN1 5 VC C 4
2
InvIN1 R48 2.2K
DESIGN CRITERIA AND APPLICATION TIPS. The description of design flow is referred to the implementation of the demo-board prototype used for evaluation. The whole schematic that comes from the design process below described is shown in fig. 17.
Resonant AC-DC ADP. Io=3.8A/Vo=18V T1 boost inductor spec. L = 1.2mH > primar.=120Turns, sec. = 12 Turns 1.2mmGap. T2 Center tapped transformer spec. Core=E 30*15*7 coreset; 0.33mm gap Twice Slotted Former. Primar y winding = 60 turns # 2 0 // 0.1mm each Secondar y. = 5+5 turns # 60 // 0.1mm each. Aux. = 5 turns # 0.1mm.. Lprim. = 0.85mH; Lstray = 240uH.
D03IN1452/mod2
AN1673 APPLICATION NOTE
For the PFC portion of the entire application, it will be dedicated a small section with a concise description and a reference for the specific application note. The following design discussion will be limited to the resonant converter. Design process: The converter block diagram can be separate in some basic blocks as in fig.18. Figure 18. LCL. Resonant converter
+ H VB U S VIN VBOOT VCC CBULK DRIVERS L-MAG. TRANSF. RECTIFIERS
VOUT
V CC
OUT
L-RES CR E S
CONTROL
D03IN1458
Output rectification and filtering; Transformer and resonant parts (Lres-Cres); Half Bridge; Driver Controls The target specification is given for 70W AC Adapter, here follows the parameters and requirements: Output voltage VO=18V and maximum rated current controlled at IO=3.8 to 4A. Wide range mains input 85V to 264 V. High power factor required (P.F.C. needed); +Vbus should be 360V to 420V Based on these values we can start designing the output stage filter: The current relations at the secondary side ("contiguous sine shaped" hypothesis): [10] I o p k = I o -- = 6.28 A ; 2 I ----I o r m s = --o-p-k = 4.44 A ; 2 Ic rm s = I o r m s Io
2 2
= 1.93 A
Output filter and rectification. Need to be used good quality electrolytic capacitors; the output voltage ripple is function of the equivalent series resistor (ESR) (the contribution of the capacitance is negligible). Set the limit to <1% using: [11] Vo 180 m V E S R --------- = ------------------- 29 m Iop k 6.28 A
This is obtained using two capacitors (330F with ESR=75 m each). The power dissipated inside the capacitors will results 140mW at the maximum rated output current. [12/13] the voltage ripple should around 240mV. [12] P C o = I C o r m s E S R = 140 m W ; V o =
2
E S R + X C o 1 p k = 240 m V
2
15/24
AN1673 APPLICATION NOTE
The connection of a second L*C filter's cell can be much effective to limit the output voltage ripple, without exceeding a reasonable high quality capacitor number. In our case, a low price inductance (L1=1H) and a 100F-180 m ESR, reduces the high frequency voltage ripple down to 80mV (See fig.19) Figure 19. Output rectification and filtering
lopk L1 1H Da Sec. CO1 330F CO2 330F CO3 100F VO
T
Db
D03IN1459
Because of the output Current/Voltage ratio, the output rectification stage can represents most of the power dissipated in this kind of application. For the present application, the efficiency is significantly improved choosing the center-tapped connection; this allows to half the power dissipated on the output rectifiers. Using this solution, care will be taken in winding up the secondary in order to get a good coupling between the two secondary and for a good symmetry in the current waveforms. For our design, chose the STPS40L40CT that is a low drop power schottky diode in TO220AB package (Vth = 0.28V ; Rd = 0.0105Ohm ; Bv = 40V). The power dissipated on the rectifier can be estimated using the sinusoidal model: @ Io = 4A I Io --The peak current of secondary diode I d p = ------------ Idp = 6.3A; I r m s = --d-p Irms = 4.45A; 2 2 [13] PD = Vth · Io + Rd · Iorms2 Pd = 1.35W The reverse peak-voltage of Diode Vo · 2 36V Transformer design: The LCL resonant configuration requires a resonant inductor (Lser.) placed in series to the transformer's primary and to the resonant capacitor (Cres.). This inductor plays an important role and its value controls the current peak during the energy-transferred phase (or in extreme heavy load conditions). Since the primary path will be submitted to high frequency alternate current (with a significant large flux density swing B), an high quality resonant inductor should be needed in order to limit the coil's power dissipation. In much real design, the stray inductance of the transformer can efficiently replace any external resonant inductor (or minimize its value). We adopt this solution that allows saving the part and limits the magnetic power dissipation. The leakage inductance (Lstray) parameter is not easy to be design and usually it requires some mechanical tricks for obtaining a significant value. Anyway, as soon as the transformer is defined, the stray inductance value will be constant enough and its spread limited. Apart of this, the first step is to choice the size of the magnetic set.
16/24
AN1673 APPLICATION NOTE
Using the "Product Area" (AP) criterion, we can get a first approximation of the core area product. The required AP can be found using the equations Ap1 and Ap2 (we use the same formulas as for the standard half bridge forward converter). AP (=AW*Ae) is the winding area (AW, associated to the former) time the magnetic cross section (Ae, associated to the ferrite). N.B. For choosing the resonant elements (inductance and capacitor) and its relation with the frequency to be set, one can have an easy task referring to the convention described in appendix A. Start choosing the minimum operative frequency (corresponding to full load) at 65kHz. [14]
2 0.66 41.7 P i n 1.58 Ap1) A P 1 = ------------------------ ( K h t + K e t ) # related to core losses limit K sw
-5
Where: Kh = 4 · 10 ; Ke = 4 · 10-10; sw = 65kHz For the present design, AP1 = 0.38cm4 [15]
1.31 11.1 P i n Ap2) A P 2 = ------------------------------------------ # related to saturation limit K B m a x sw
Where: K = 0.165 related to the Half Bridge connection; Bmax 0.4T; Pin is the power handled by the transformer. In the present design, should be AP2 = 0.17cm4 The needed AP will be the larger of the two resulting values. To met the current target specification, we need AP = AP1 = 0.38cm4. Select the ferrite's set EE30 (E30 · 15 · 7) in high frequency (e.g. B2 or F1) material. (Ve = 3.9cm3; Aw = 0.8 cm2; Ae = 0.6cm2) => AP=Aw · Ae=0.48 cm4. Transformer's Winding To define the winding, first it must be fixed the input DC Bus value. Since in the discussed design the pre regulator stage (see later in Power Factor section) is requested, let's start fixing the voltage bus range at 360V to 420V. The second resonant inductor of the LCL resonant converter can be achieved managing the proper value of primary inductance of Transformer. This second inductance allows to properly operating in light load condition holding in the same time the higher efficiency for the entire load range. In our experience, to take advantage by using the primary inductance as second inductor, a good ratio between its value and the stray inductance (Lmag/Lstray) is in the range of 3.5 to 7. The relation between the primary and the stray inductances can be adjusted using the slotted bobbin (that increases the stray inductance) and introducing an air gap in the transformer's ferrite set (that reduces the magnetizing inductance). We choose a two layer slotted former (split the primary and secondary sides). See fig.20. Figure 20. Transformer
Slotted former Aux. T Prim. N2a Sec. Aux. N1 N2b Primar y Secondar y
D03IN1460
17/24
AN1673 APPLICATION NOTE
The design of the winding starts calculating the minimum requested primary turns number. For turns number calculation: [16] V i n ( m i ) 10 -N P = --------------------n------------------- ; NP 50 8 B s w A e
4
Where: Vin(min) = 360V ; B = 0.230T (*) ; Ae = 0.6cm2 (*) In the case AP is defined by the AP1, B is calculated by the formula [17]. 2.4 Pcv B = --------------------------------------------------- = 0.230 T k h + K e 2
sw sw 1 -------
[17]
where:
Pt P c v = -------------- ; Pt = 1.3 · AP10.37 2 Ve
Instead, in the case that AP should by AP2, Bmax will be fixed by the designer (up to 0.400Tesla).
Choose primary turns number Np = 60 The turn's (n = Np/Ns) ratio will define the secondary winding turns number. [18] Vi n ( m i n ) d u t y n = ------------------------------------- ; n = 10 Vo + V
Where: duty=0.5; Choose n = 12*; Secondary turns Ns = 5** * The ratio n can be significantly higher than [18] because the Lmag effect ** The secondary winding is realized with Ns = 5+5 turns because of the center-tapped solution. In order to limit skin effect (and the inherent power losses), the Litz wire solution has been adopted for the windings: 20 wires 0.1mm each for the primary winding (=> 0.157 mm2 cross section) 60 wires 0.1mm each at the secondary winding (=> 0.47mm2 cross section) As the primary and secondary windings have been defined, we need fix the inductances of the transformer. The formula [19] allows calculating, with good approximation, the value of the primary inductance in function of ferrite set and the gap length, the ferrite's set parameters and the primary turns number. 1 1 le 10 2 0.1 l _gap L = ----------- ---------------- -------------------------------------------------------------- N p 0 r A e 2 A e + 0.2 l _gap -- 4
[19]
Where: 0 = 4 · · 10-7 is the absolute permeability. r is the relative permeability (e.g. 2000) le is the magnetic path length, (in cm). Ae is the effective area (in cm2). l_gap is the gap size (in mm). The calculated primary inductance will be in mH. In our case the L=0.85mH.
18/24
AN1673 APPLICATION NOTE
Concerning the stray inductance, the models used in the standard forward application's transformers are not precise (mainly because the mechanical position). The approximate value can be foreseen using the formula:
8 1.3 l w N p h w L l e a k --------------------------------- ------- 10 In our case the calculated Lleak is 270H. bw 3 2
[20]
Where: lw = 5.6cm; bw = 0.5cm; hw = 1.55cm. In the real transformer of the present example, the stray inductance (tested at the primary when one of the secondary sections is shorted) is about 240H. As already told, introducing an air gap in the ferrite set can control the ratio between the primary and the stray inductance. Chose the air gap 0.33mm to get the ratio Lm/Ls=3.5, Resonant capacitor (Cres). For the resonant capacitor selection, it must be consider its rated current; in fact the current can be an important limit, in particular for low capacitor values. In the polypropylene series capacitor it is usually possible to find the suitable one. On the other side the value of the Cres, for a given resonance's value (see fig.21), profiles the sloop of the resonant curve (Q factor that is function of Lres/Cres ), thus changing the impedance change versus the frequency variations. In our design it has been chosen the 22nF/630V PHE- (100C). Figure 21. Q factor.
1
D03IN1447
0.1
Aa((w))
0.01
Ab((w))
1-10-3 1-104
1-105
1-106
Powermos. Concerning the Powermos to be used in the half bridge, the required class of blocking voltage (Bvdss) is 500V. Choose STP4NB50 or the equivalent STP4NK50) The relations and parameters that can be used for calculation: [21] 8 Vo 2 8 18 V R i n = -------------- n = --------------------------------------- 144 = 525 2 3.14 3.14 4 A Io Io 4 I Q p k ----------- ---------- 0.525 2n 24
19/24
Rin: equivalent input resistance (seen at the primary side). [22]
AN1673 APPLICATION NOTE
Where: IQpk: peak of current at the primary side #. Figure 22. I(Q) + I(Cres) characteristics.
(A) 1.0 0.5
I(QI)
D03IN1457
0 -0.5
I(Cres)
-1.0 -1.5
t=5s/div
# Because the Lm/Ls ratio, a not negligible portion of current managed in the transformer's primary should not be transferred to the load. For this reason, using the formulas for calculate the primary side current (21& 22), the results will be significantly lower than the tested one see fig 22. Bulk capacitor C-Bulk. The relations for design: [23] Po C B u l k = -----------------------------------------------2 2 V o V o 2 P o t _Hold C B u l k ------------------------------------2 2 Vo Vo (m i n )
Where Vo is the accepted voltage ripple [24]
Where t_Hold is the requested hold-up time and Vo(min) the minimum voltage for correct operating. The key points for selecting the bulk capacitor are in sequence: the rated voltage, the capacitance related to the 100Hz ripple and the Holdup time (on request) see also PFC documentation. Choose C-bulk (6) = 33F-450V that involve 9V voltage ripple without fixing any hold-up time. Control circuits. The control of the output voltage and current has been realized with twice loop using the TSM103 (Dual amplifier and voltage reference). This component, in addition to an Optic Coupler, allows profiling a full control of the output both of the voltage and the current profile (see fig.23). The control's parameter for the frequency variation is the current drown from Rfmin (pin4). See also Device Operation page 3. Since the control of the output could not be longer ensured in case of a heavy load (because of very low output voltage e.g.< 5V), at the primary side the current is sensed (by the C17, R26, D12+D13) and as the signal, filtered and feed to the EN2 of the L6598, exceeds the threshold limit the soft start is reactivated.
20/24
AN1673 APPLICATION NOTE
Figure 23. Output V/I Characteristics.
VO RS V_LOOP TWICE FBACK I_LOOP
18V
V_Out/2
D03IN1461
I_Out
3.8A
Miscellaneous. Few critical points to be considered in design and debugging phases are: The frequency accuracy; the actual frequency can be affected by external components (e.g. the precision of Cosc. and its thermal variation). Moreover, when the Cosc is much low, the stray effects must be considered (the pin and PCBs capacitance). The oscillator accuracy can be affected if the current drown from the references (Pin2_Rfstar and pin4-Rfmin) exceeds 100A. The layout of Pcb and coupled noises: a good criterion for checking the noises is to test the signal at the Cf(pin3) that should be a symmetric triangular waveform in order to ensure the correct drivers duty. Another point to be tested is the voltage at Out(pin14) that, during the freewheeling, should not be too much below ground (few volt). Power Factor section. In spite of the PFC stage should not be strictly necessary for the resonant application, in our design it has been introduced for the following reasons. The front-end stage of conventional off-line converters, consists of a full wave rectifier bridge with a capacitor filter, gets an unregulated DC bus from the AC mains. Therefore the instantaneous line voltage is below the voltage on the capacitor most of the time, thus the rectifiers conduct only for a small portion of each line half-cycle. The current drawn from the mains is then a series of narrow pulses whose amplitude is 5-10 times higher than the resulting DC value. Lots of drawbacks result from that: much higher peak and RMS current drawn from the line, distortion of the AC line voltage, over currents in the neutral line of the three-phase systems and, after all, a poor utilization of the power system's energy capability. This can be measured in terms of either Total Harmonic Distortion (THD), as norms provides for, or Power Factor (PF), intended as the ratio between the real power (the one transferred to the output) and the apparent power (RMS line voltage times RMS line current) drawn from the mains, which is more immediate. A traditional input stage with capacitive filter has a low PF (0.5-0.7) and a high THD (> 100%). The International norms and standard requirements have spurred the design of high power factor. For these reasons power factor corrector (PFC) is now diffusing in off-line power management. With a high power factor switching pre regulator, interposed between the input rectifier bridge and the bulk filter capacitor, the power factor will be improved (up to 0.99). The current capability is increased; the bulk capacitor peak current and the harmonic disturbances are reduced. Moreover, the PFC with its pre regulated high voltage bus, provides an important advantage, because operating at fixed DC input, it makes much easier the resonant converter to be controlled. The L6561 is an integrated controller dedicated to PFC stage by using the transition mode technique and is optimized for low to medium power applications.
21/24
AN1673 APPLICATION NOTE
The PFC section of the present application has been designed to pre regulate 400V and to deliver 80W. The AC mains voltage can range from 85V to 264 V. For a detailed description of the L6561 operation, refer to AN966. Evaluation result. The demo board has been evaluated in two different modes. The first evaluation (see table_01) has been done for the resonant converter section (not included the PFC pre regulator circuit) at two different output power levels. In practice the resonant converter has been supplied using a 400V DC power supply and it has been evaluated its efficiency. Table 1. Input supply Voltage = +400 VDC
Pin=72W Pin=39W Vo=17.8V Vo=17.8V Io=3.8A Io=2A Po=67.64 Po=35.6 n=93.9% n=91.3%
The second evaluation (see Table 2) has been done for the entire application circuit, including the PFC. The load has been changed as in the first evaluation (3.8A and 2A), moreover it have been set four significant values of the mains voltage according to the requested wide range. Table 2a. Output loaded @ 3.8A.
Vin=88Vac Vin=110Vac Vin=220Vac Vin=255 Vac Pin=77.5W Pin=76.35W Pin=74.7W Pin=74.4W Vo=17.8V Vo=17.8V Vo=17.8V Vo=17.8V Io=3.8A Io=3.8A Io=3.8A Io=3.8A Po=67.64 Po=67.64 Po=67.64 Po=67.64 n=87.3% n=88.6% n=90.5% n=91%
Table 2b. Half load (@ 2A).
Vin=88Vac Vin=110Vac Vin=220Vac Vin=255 Vac Pin=41W Pin=40.5W Pin=40.3W Pin=40.3W Vo=17.82V Vo=17.82V Vo=17.82V Vo=17.82V Io=2A Io=2A Io=2A Io=2A Po=35.64 Po=35.64 Po=35.64 Po=35.64 n=86.93% n=88% n=88.4% n=88.4%
22/24
AN1673 APPLICATION NOTE
APPENDIX A. A practical way to handle the resonant components is to adopt the normalized voltage and current. The minimum operative frequency has been set at 65kHz. This frequency can be considered a good compromise for holding the transformer's magnetic set low size and to avoid the high frequency problems (e.g. skin effect, switching losses and so on). Vo n Let us fix the normalized out put voltage M = 0.98 M ---------------------- Vi n (m a x ---------------------) - 2 Io Ro Assume normalized operating current as J = 0.2 J ----------------------------- Vi n (m a x ---------------------) - n 2 Lr Where: Ro is characteristic impedance = ----Cr Vi n 2 ------- J M 2 The resonant Zo can be calculated as Z o = --------------------------------- Zo = 120 Vo Io
1 The resonant capacitor will be: C r -------------Zo Zo The resonant Inductance L r ----
1 Cr ---------------------------------------------- 20 n F 3 110 2 65 10
110 Lr ------------------------------- 295 H 3 2 65 10
REFERENCES: [1] A Comparison of Half-Bridge Resonant Converter Topologies. ROBERT L. STEIGERWALD, IEEE Transactions on Power Electronics. April 1988. [2] Small signal ac equivalent circuit modeling of the series resonant converter. Arthur F. Witulski ; Robert W. Erickson IEEE Power Electronics Specialist Conference 1987 [3] Analysis and Design of LCL-Type Series Resonant Converter. By Ashoka K.S. Bhat, IEEE Transactions on Industrial Electronics. February 1994. [4] Design Optimization for an LCL-Type Series Resonant Converter M. B. Borage, S.R. Tiwari and S. Kotaiah; Power Supplies Division - Center for Advanced Technology Indore, India www.powerpulse.net/powerpulse/archive/aa_030501a1.stm [5] Application note: AN966; AN1300 STMicroelectronics
23/24
AN1673 APPLICATION NOTE
The present note which is for guidance only, aims at providing customers with information regarding their products in order for them to save time. As a result, STMicroelectronics shall not be held liable for any direct, indirect or consequential damages with respect to any claims arising from the content of such a note and/or the use made by customers of the information contained herein in connection with their products.
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners 2004 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com
24/24
|
