ST7540
FSK power line transceiver
General features
Half-duplex frequency shift keying (FSK) transceiver Integrated power line driver with programmable voltage and current control Programmable mains access: Synchronous Asynchronous Single supply voltage (from 7.5V up to 13.5V) Very low power consumption (Iq = 5mA) Integrates 5V voltage regulator (up to 50mA) with short circuit protection Integrated 3.3V voltage regulator (up to 50mA) with short circuit protection 3.3V or 5V digital supply 8 Programmable transmission frequencies Programmable baud rate up to 4800BPS Receiving sensitivity up to 250VRMS Suitable for applications in accordance with EN 50065 Cenelec specification Carrier or preamble detection Band in use detection Programmable control register Watchdog timer 8 or 16 Bit header recognition ST7537 and ST7538 compatible UART/SPI host interface
HTSSOP28 Exposed Pad
Description
The ST7540 is a Half Duplex synchronous/asynchronous FSK Modem designed for power line communication network applications. It operates from a single supply voltage and integrates a line driver and two linear regulators for 5V and 3.3V. The device operation is controlled by means of an internal register, programmable through the synchronous serial interface. Additional functions as watchdog, clock output, output voltage and current control, preamble detection, time-out and band in use are included. Realized in Multipower BCD5 technology that allows to integrate DMOS, Bipolar and CMOS structures in the same chip.
Order codes
Part number ST7540 ST7540TR Package HTSSOP28 (Exposed Pad) HTSSOP28 (Exposed Pad) Packaging Tube Tape and reel
September 2006
Rev 2
1/44
www.st.com 44
Contents
ST7540
Contents
1 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1 2.2 Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3
Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 3.2 3.3 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4 5 6
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Crystal resonator and external clock . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.1 6.2 6.3 6.4 6.5 Carrier frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Baud rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Mark and space frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 ST7540 Mains access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Host processor interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6.5.1 6.5.2 Communication between Host and ST7540 . . . . . . . . . . . . . . . . . . . . . 20 Control register access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
6.6 6.7 6.8
Receiving mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Transmission mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
2/44
ST7540
Contents
7
Auxiliary analog and digital functions . . . . . . . . . . . . . . . . . . . . . . . . . 36
7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 Band in use . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Time out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Reset & watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Output clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Output voltage level freeze . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Extended control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Under voltage lock out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 5V Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 3.3V Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Power-up procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
8 9
Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
3/44
Block diagram
ST7540
1
Figure 1.
Block diagram
Block diagram
TEST1 TEST2 BU/THERM
CD/PD RxD CLR/T UART/SPI REG/DATA RxTx TxD
CARRIER DETECTION
TEST
BU AGC
PLL
DIGITAL FILTER
FSK DEMOD
IF FILTER
FILTER AMPL RX_IN FILTER CURRENT CONTROL CL
SERIAL INTERFACE
CONTROL REGISTER
FSK MODULATOR
DAC
TX FILTER
ALC
VOLTAGE CONTROL
Vsense TX_OUT PA V CC PA_OUT V SS
OSC
TIME BASE
VREG
VREG
+ -
X1
X2
WD
RSTO
MCLK
GND VDD
SVSS Vdc
PA_IN+
PA_IND03IN1407A
4/44
ST7540
Pin settings
2
2.1
Pin settings
Pin connection
Figure 2. Pin connection (top view)
CD_PD REG_DATA GND RxD RxTx TxD BU/THERM CLR/T VDD MCLK RSTO UART/SPI WD PA_IN-
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
TEST2 TEST1 VDC RX_IN CL Vsense X2 X1_OSCIN SVSS TX_OUT PA_IN+ VCC VSS PA_OUT
2.2
Pin description
Table 1. Pin description
N 1 Name CD_PD Type Digital/Output Description Carrier, preamble or frame header detect output. "1" No carrier, preamble or frame header detected "0" Carrier, preamble or frame header detected
2 3 4 5
REG_DATA GND RxD RxTx
Mains or control register access selector Digital/Input "1" - Control register access with internal pull-down "0" - Mains access Supply Digital/Output Digital/Input with internal pull-up Digital ground RX data output. Rx or Tx mode selection input. "1" - RX Session "0" - TX Session
6
TxD
Digital/Input TX data input. with internal pull-down
5/44
Pin settings Table 1. Pin description (continued)
N Name Type Description
ST7540
7
BU/THERM Digital/Output
Band in use/Thermal Shutdown event detection output. In Rx mode: "1" Signal within the programmed band "0" No signal within the programmed band In Tx mode: "1" - Thermal Shutdown event occurred "0" - No Thermal Shutdown event occurred (signal not latched) Synchronous mains access clock or control register access clock Digital supply voltage or 3.3V voltage regulator output Master clock output Power ON or watchdog reset output
8 9 10 11 12
CLR/T VDD MCLK RSTO UART/SPI
Digital/Output Supply/Power Digital/Output Digital/Output
Interface type: Digital/Input "0" - Serial peripheral interface with internal pull-down "1" - UART interface Digital/Input with internal pull-up Analog/Input Power/Output Supply Supply Analog/Input Analog/Output Supply Analog/Output Analog/Input Analog/Input Watchdog input. The internal watchdog counter is cleared on the falling edges. Power line amplifier inverting input Power line amplifier output Power analog ground Power supply voltage Power line amplifier not inverting input Small signal analog transmit output Analog signal ground Crystal oscillator output Crystal oscillator input - or external clock input Output voltage sensing input for the voltage control loop Current limiting feedback. A resistor between CL and SVSS sets the PLI current limiting value. An integrated 80pF filtering input capacitance is present on this pin. Receiving analog input 5V voltage regulator output
13 14 15 16 17 18 19 20 21 22 23
WD PA_INPA_OUT VSS VCC PA_IN+ TX_OUT SVSS X1 X2 VSENSE (1)
24
CL(2)
Analog/Input
25 26 27 28
RX_IN VDC TEST1 TEST2
Analog/Input Power
Digital/Input Test input. Must be connected to GND. with internal pull-down Analog/Input Test input. Must be connected SVSS
1. Cannot be left floating 2. Cannot be left floating
6/44
ST7540
Electrical data
3
3.1
Electrical data
Maximum ratings
Table 2. Absolute maximum ratings
Symbol VCC VDD SVSS/GND VI VO IO Vsense, X2,PA_IN,PA_IN+, CL RX_IN TX_OUT, X1 PA_OUT I(PA_OUT) TA TSTG RxD, PA_OUT Pin Other pins Parameter Power supply voltage Digital supply voltage Voltage between SVSS and GND Digital input voltage Digital output voltage Digital output current Voltage range at Vsense, X2, PA_IN-, PA_IN+, CL Inputs Voltage range at RX_IN input Voltage range at TX_OUT, X1 outputs Voltage range at powered PA_OUT Output Power line driver output current (1) Operating ambient temperature Storage temperature Maximum withstanding voltage range Test condition: CDF-AEC-Q100-002- "Human Body Model" Acceptance criteria: "Normal Performance" Value -0.3 to + 14 -0.3 to +5.5 -0.3 to +0.3 GND - 0.3 to VDD +0.3 GND - 0.3 to VDD +0.3 -2 to +2 SVSS - 0.3 to 5.6 -5.6 to 5.6 SVSS - 0.3 to 5.6 VSS - 0.3 to +VCC +0.3 650 -40 to +85 -50 to 150 1750 2000 Unit V V V V V mA V V V V mA r m s C C V V
1. This current is intended as not repetitive pulse current
3.2
Thermal data
Table 3. Thermal data
Symbol RthJA1 RthJA2
1.
Parameter Maximum thermal resistance junction-ambient steady state (1) Maximum thermal resistance junction-ambient Steady State (2)
HTSSOP28 Exposed Pad 35 70
Unit C/W C/W
Mounted on Multilayer PCB with a dissipating surface on the bottom side of the PCB
2. It is the same condition of the point above, without any heatsinking surface on the board.
7/44
Electrical data
ST7540
3.3
Recommended operating conditions
Table 4. Recommended operating conditions
Symbol VCC Parameter Max allowed slope during Power-up Powered analog supply Current with digital supply provided externally Maximum total current Test Condition Value 100 Unit V/ms
I(VCC)
650
mArms
Maximum voltage Difference between VCC VCC - VDD and VDD during power-up sequence VPA_OUT Output voltage swing for PA_OUT pin
VDD < 4.75V with 5V Digital supply provided externally
1.2
V
VCC-4.5
VPP
Maximum output transmitting current in I(PA_OUT) programmable current limiting
Rcl = 1.4k; RLOAD =1 (as in Figure 17)
500
mArms
8/44
ST7540
Electrical characteristics
4
Electrical characteristics
Table 5. Electrical characteristics ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol VDD VCC Parameter Digital supply voltages Power supply voltage Transmission & receiving mode (MCLK = 4MHz),no load Transmission & Receiving mode (MCLK = OFF), no load TX mode, no load RX mode Test condition 5V Digital supply provided externally Min. 4.75 7.5 Typ. 5 Max. 5.25 13.5 3.5 Unit V V mA
I(VDD)
Digital input supply current
1.5 60 5
mA mArms mArms
I(VCC)
Power supply current current with digital supply provided externally Under voltage lock out Threshold on VCC UVLO Hysteresis on VCC
UVLO UVLOHYS Digital I/O Rdown Rup
3.7
3.9 340
4.1
V mV
Internal pull down resistor Internal pull up resistor
-30% -30%
100 100
+30% +30%
k k
Digital I/O - 5V digital supply VIH VIL VOH VOL High logic level input voltage Low logic level input voltage High logic level output voltage Low logic level output voltage IOH= -2mA IOL= 2mA VDD 0.45 GND + 0.3 2 1.2 V V V V
Digital I/O - 3.3V digital supply VIH VIL High logic level input voltage Low logic level input voltage 1.4 0.8 V V
9/44
Electrical characteristics Table 5. Electrical characteristics (continued) ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol VOH VOL Oscillator External Clock X2 voltage swing External Clock X2 DC voltage level DC Xtal XtalESR XTAL Clock duty cycle Cr ystal oscillator frequency External oscillator esr resistance External oscillator stabilization capacitance Figure 6 External clock. Figure 4 External clock. Figure 4 External clock. fundamental 40 16 40 5 2.5 60 Parameter High logic level output voltage Low logic level output voltage Test condition IOH= -2mA IOL= 2mA Min. VDD 0.75 GND + 0.4 Typ. Max.
ST7540
Unit V V
Vpp V % MHz
XtalCL Transmitter ITX_OUT VTX_OUT VTX_OUTDC HD2TX_OUT HD3TX_OUT G accuracy GST DRNG CCL
16
pF
Output transmitting current on TX_OUT Max carrier output AC voltage Output DC voltage on TX_OUT Second harmonic distortion on TX_OUT Third harmonic distortion on TX_OUT Accuracy on voltage control loop active ALC gain step control loop gain step ALC dynamic range Input capacitance on CL pin Voltage control loop reference threshold on Figure 17 Vsense pin Hysteresis on voltage loop reference threshold Figure 17 160 VTX_OUT = 2VPP; Fc = 86KHz, no load VTX_OUT = 2VPP; Fc = 86KHz, no load RCL = 0 -1 0.6 1 30 80 RCL = 1.4k Vsense = 0V 1.75 1.7 2.3 2.1
1 3.5 2.5 -42 -49 +1 1.4
mArms VPP V dBc dBc GST dB dB pF
VsenseTH
180
200
mVPK
VsenseHYST
18
mV
10/44
ST7540
Electrical characteristics Table 5. Electrical characteristics (continued) ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol VSENSE Parameter VSENSE Input impedance Current control loop reference threshold on Figure 17 CL pin Hysteresis on current loop reference threshold Figure 17 Figure 21 - 600 Baud Xtal = 16MHz Figure 21- 1200 Baud Xtal = 16MHz Carrier activation time Figure 21- 2400 Baud Xtal = 16MHz Figure 21- 4800 Baud Xtal = 16MHz Carrier stabilization time Figure 21 from STEP 16 to zero Xtal = 16MHz or from step 16 to step 31, Tstep Figure 21 Xtal = 16MHz 400 200 s s 1.80 Test condition Min. Typ. 36 Max. Unit k
CLTH
1.90
2.00
V
CLHYST
210
250
290
mV
1.6 800
ms s
TRxTx
TALC
3.2
ms
TST Power amplifier PAIN(Offset) GBWP
200
s
Input terminals OFFSET Gain bandwidth product Input resistance at PA_IN+ and PA_INpins Input capacitance at PA_IN+ and PA_INpins Common mode rejection ratio PA_IN+ vs. Vss (1) PA_IN- vs. Vss (1) PA_IN+ vs. Vss (1) PA_IN- vs. Vss (1) 100 1 1
18
mV MHz
M M
RIN
5 5 40
pF pF dB
CIN
CMRR
11/44
Electrical characteristics Table 5. Electrical characteristics (continued) ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol Parameter Test condition VPA_OUT = 5.6VPP , VCC = 12V RLOAD = 30 Carrier frequency: 86KHz Figure 3 VPA_OUT = 5.6VPP , VCC = 12V RLOAD = 30 Carrier frequency: 86KHz Figure 3 Min. Typ. Max.
ST7540
Unit
HD2PA_OUT
Second harmonic distortion on PA_OUT
-63
dBc
HD3PA_OUT
Third harmonic distortion on PA_OUT pin
- 63
dBc
Receiver Input sensitivity (Normal Mode) VIN Input sensitivity (High Sens.) Input sensitivity (TxD line forced to "1") VIN RIN Maximum input signal Input impedance Carrier detection sensitivity (Normal Mode) VCD Carrier detection sensitivity (High Sensitivity Mode) Carrier detection sensitivity (TxD forced to "1") VBU Band in Use Detection Level 80 100 0.5 0.5 250 VBU 2 140 2 2 mVrms Vrms dB/ Vrms Vrms k mVrms
250
Vrms
VBU
dB/ Vrms 86 dB/ Vrms
83.5
12/44
ST7540
Electrical characteristics Table 5. Electrical characteristics (continued) ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol 5V Voltage regulator VDC Linear regulator output 0 < Io < 50mA 7.5V < VCC < 13.5V voltage -5% 5.05 +5% V Parameter Test condition Min. Typ. Max. Unit
3.3V Voltage regulator VDD Other functions TRSTO TWD Reset time See Figure 23; Xtal = 16MHz 50 125 250 1490 1.5 1 3 125 20 500 1 3 5 300 fclock fclock/2 fclock/4 off 600 1200 2400 4800 500 ms ns ns ms s s ms s s ms ms ms s Linear regulator output 0 < Io < 50mA 7.5V < VCC < 13.5V voltage -5% 3.3 +5% V
Watch-dog pulse width See Figure 23 Minimum value. See Figure 23 Maximum value. See Figure 23 See Figure 23 Control register bit 7 and bit 8 Figure 22
TWM
Watch-dog pulse period
TWO TOUT TOFF TOFFD
Watch-dog time out TX time out Time Out OFF time
RxTx 0->1 vs. time out Figure 22 delay Carrier detection time selectable by register CD_PD Propagation delay Master clock output selectable by register Control register bit 9 and bit10 Figure 14 Figure 14 Control register bit 15 and bit 16 See Table 12 Control register bit 3 and bit 4 See Table 12
TCD
TDCD
MCLK
MHz
BAUD
Baud rate
Baud
13/44
Electrical characteristics Table 5. Electrical characteristics (continued) ( VDD = +5V, VCC =+9 V, VSS = SVSS = GND = 0V,-40C TA 85C, TJ < 125C, unless otherwise specified)
Symbol Serial Interface Control register bit 3 and bit 4 (See Figure 13) see Figures 8, 9, 10, 11 & 12 see Figures 8, 9, 10, 11 & 12 see Figures 8, 9, 10, 11 & 12 see Figures 8, 9, 10, 11 & 12 see Figures 8, 9, 10, 11 & 12 see Figures 8, 9, 10, 11 & 12 TB TB/4 TB/4 TH 1667 833 417 208 Parameter Test condition Min. Typ. Max.
ST7540
Unit
TB
Baud rate Bit Time (1/BAUD)
s
Ts TH TCR TCC TDS TDH TCRP
Setup time Hold time CLR/T vs. REG_DATA or RxTx CLR/T vs. CLR/T Setup time Hold time
5 2 TB/4 2*TB TB/2 TB/2 TB/2
ns ns
1. Not tested, guaranteed by design
Figure 3.
PLI configuration for PA_OUT distortions measurement
150 pF 100 pF
2.7 k
5 k
Vcc PA_IN PA 10 k VAC= 2Vpp VDC= 1.9 V PA_IN + 30 Vss
D03IN1426
PA_OUT
1uF
Measurement point
14/44
ST7540
Crystal resonator and external clock
5
Crystal resonator and external clock
Figure 4. External clock waveform
SVss
Figure 5. Crystal Resonator
X1
X2
32 pF
32 pF
D03IN1425A
External ClockOFFSET
X2
External ClockSWING
15/44
Functional description
ST7540
6
6.1
Functional description
Carrier frequencies
ST7540 is a multi frequency device: eight programmable Carrier Frequencies are available (see Table 6). Only one Carrier can be used a time. The communication channel could be varied during the normal working Mode to realize a multi frequency communication. Selecting the desired frequency in the Control Register the Transmission and Reception filters are accordingly tuned. Table 6. Channels List
FCarrier F0 F1 F2 F3 F4 F5 F6 F7 (1)
1. Default value
F (KHz) 60 66 72 76 82.05 86 110 132.5
6.2
Baud rates
ST7540 is a multi Baud rate device: four Baud Rate are available (See Table 8). Table 7. ST7540 mark and space tones frequency distance Vs. baud rate and deviation
Baud Rate [Baud] 600 1200 2400 (4) 4800
1. Frequency deviation 2. Deviation = F / (Baud Rate) 3. Deviation 0.5 not allowed 4. Default value
F (1)(Hz) 600 600 1200 1200 (4) 2400 2400 4800
Deviation (2) 1 (3) 0.5 1 0.5 1 0.5 1
16/44
ST7540
Functional description
6.3
Mark and space frequencies
Mark and Space Communication Frequencies are defined by the following formula: F ("0") = FCarrier + [F]/2 F ("1") = FCarrier - [F]/2 F is the Frequency Deviation. With Deviation = "0.5" the difference in terms of frequency between the mark and space tones is half the Baudrate value (F=0.5*BAudrate). When the Deviation = "1" the difference is the Baudrate itself (F= Baudrate). The minimal Frequency Deviation is 600Hz.
Table 8. ST7540 synthesized frequencies
Carrier frequency (KHz) Baud rate Exact frequency [Hz] (Clock=16MHz) "1" -600 1 0.5 1200 1 60 0.5 2400 1 0.5 4800 1 -600 1 0.5 1200 1 66 0.5 2400 1 0.5 4800 1 -600 1 0.5 1200 1 72 0.5 2400 1 0.5 4800 1 69661 74382 70801 70801 73242 73242 4800 1 107585 112467 71452 72591 2400 1 0.5 108724 108724 111165 111165 71452 72591 110 0.5 109375 110677 71777 71777 72266 72266 1200 1 109375 110677 600 1 0.5 109701 109701 110352 110352 63639 68359 64779 64779 67220 67220 4800 1 -83659 88379 65430 66569 2400 1 0.5 84798 84798 87240 87240 65430 66569 86 0.5 85449 86589 65755 65755 66243 66243 1200 1 85449 86589 600 1 0.5 85775 85775 86263 86263 57617 62337 58757 58757 61198 61198 4800 1 -79590 84473 59408 60547 2400 1 0.5 80892 80892 83171 83171 59408 60547 82.05 0.5 81380 82682 59733 59733 60221 60221 1200 1 81380 82682 600 1 0.5 81706 81706 82357 82357 "0" -Carrier frequency (KHz) Baud rate Exact frequency [Hz] (Clock=16MHz) "1" "0"
Deviation
Deviation
17/44
Functional description Table 8. ST7540 synthesized frequencies
-600 1 0.5 1200 1 76 0.5 2400 1 0.5 4800 1 73568 78451 74870 74870 77148 77148 4800 1 130046 75358 76660 2400 1 0.5 131348 131348 75358 76660 132.5 0.5 131836 75684 75684 76335 76335 1200 1 131836 600 1 0.5 132161 132161 --
ST7540
132813 132813 133138 133138 133626 133626 134928
6.4
ST7540 Mains access
ST7540 can access the Mains in two different ways:
Synchronous access Asynchronous access
The choice between the two types of access can be performed by means of Control Register bit 14(see Table 12) and affects the ST7540 data flow in Transmission Mode as in Reception Mode (for how to set the communication Mode, see Section 6.5).
In data transmission mode:
Synchronous Mains access: on clock signal provided by ST7540 (CLR/T line) rising edge, data transmission line (TxD line) value is read and sent to the FSK Modulator. ST7540 manages the Transmission timing according to the BaudRate Selected. Asynchronous Mains access: data transmission line (TxD line) value enters directly to the FSK Modulator. The Host Controller manages the Transmission timing (CLR/T line should be neglected).
In data reception mode:
Synchronous Mains access: on clock signal recovered by a PLL from ST7540 (CLR/T line) rising edge, value on FSK Demodulator is read and put to the data reception line (RxD line). ST7540 recovers the bit timing timing according to the BaudRate Selected. Asynchronous Mains access: Value on FSK Demodulator is sent directly to the data reception line (RxD line). The Host Controller recovers the communication timing (CLR/T line should be neglected).
18/44
ST7540
Functional description
6.5
Host processor interface
ST7540 exchanges data with the host processor through a serial interface. The data transfer is managed by REG_DATA and RxTx Lines, while data are exchanged using RxD, TxD and CLR/T lines. Four are the ST7540 working modes:
Data Reception Data Transmission Control Register Read Control Register Write
REG_DATA and RxTx lines are level sensitive inputs. Table 9. Data and Control register access bits configuration
REG_DATA Data Transmission Data Reception Control Register Read Control Register Write 0 0 1 1 RxTx 0 1 1 0
ST7540 features two type of Host Communication Interfaces:
SPI UART
The selection can be done through the UART/SPI pin. If UART/SPI pin is forced to "0" SPI interface is selected while if UART/SPI pin is forced to "1" UART interface is selected. The type of interface affects the Data Reception by setting the idle state of RxD line. When ST7540 is in Receiving mode (REG_DATA="0" and RxTx ="1") and no data are available on mains (or RxD is forced to an idle state, i.e. with a conditioned Detection Method), the RxD line is forced to "0" when UART/SPI pin is forced to "0" or it is forced to "1" when UART/SPI pin is forced to "1". The UART interface allows to connect an UART compatible device while SPI interface allows to connect an SPI compatible device. The allowed combinations of Host Interface/ST7540 Mains Access are: Table 10. Host interface / ST7540 mains access combinations
Host device interface type UART UART SPI SPI "1" "1" "0" "0" UART/SPI pin Communication mode Transmission Reception Transmission Reception Mains access Asynchronous X X X X Synchronous
19/44
Functional description Figure 6.
ST7540 Synchronous and Asynchronous ST7540/Host Controller interfaces
UART/Asynchronous Data Interface RxD TxD RxTx CLR/T REG_DATA SPI/Synchronous Data Interface RxD TxD RxTx CLR/T REG_DATA
Host Controller
ST7540
Host Controller
D03IN1415
ST7540
ST7540 allows to interface the Host Controller using a five line interface (RxD,TxD,RxTx, CLR/T, & REG_DATA) in case of Synchronous mains access or using a 3 line interface (RxD,TxD & RxTx) in Asynchronous mains access. Since Control Register is not accessible in Asynchronous mode, in this case REG_DATA pin must be tied to GND.
6.5.1
Communication between Host and ST7540
The Host can achieve the Mains access by selecting REG_DATA="0" and the choice between Data Transmission or Data Reception is performed by selecting RxTx line (if RxTx ="1" ST7540 receives data from mains, if RxTx="0" ST7540 transmits data over the mains). Communication between Host and ST7540 is different in Asynchronous and Synchronous mode:
Asynchronous mode: In Asynchronous Mode, data are exchanged without any data Clock reference. The host controller has to recover the clock reference in receiving Mode and control the Bit time in transmission mode. If RxTx line is set to "1" & REG_DATA="0" (Data Reception), ST7540 enters in an Idle State. After Tcc time the modem starts providing received data on RxD line. If RxTx line is set to "0" & REG_DATA="0" (Data Transmission), ST7540 enters in an Idle State and transmission circuitry is switched on. After Tcc time the modem starts transmitting data present on TxD line.
20/44
ST7540
Functional description
Synchronous mode: In Synchronous Mode ST7540 is always the master of the communication and provides the clock reference on CLR/T line. When ST7540 is in receiving mode an internal PLL recovers the clock reference. Data on RxD line are stable on CLR/T rising Edge. When ST7540 is in transmitting mode the clock reference is internally generated and TxD line is sampled on CLR/T rising Edge. If RxTx line is set to "1" & REG_DATA="0" (Data Reception), ST7540 enters in an Idle State and CLR/T line is forced Low. After Tcc time the modem starts providing received data on RxD line. If RxTx line is set to "0" & REG_DATA="0" (Data Transmission), ST7540 enters in an Idle State and transmission circuitry is switched on. After Tcc time the modem starts transmitting data present on TxD line (Figure 8) .
Figure 7.
Receiving and transmitting data/recovered clock timing
Receiving Bit Synchronization Transmitting Bit Synchronization
CLR/T
CLR/T
RxD
TxD
D03IN1416
TS TH
Figure 8.
CLR_T TDS RxD REG_DATA
Data reception -> data transmission -> data reception
TCC TDH TCC TB
TCR RxTx TSTH
TCR
TxD
D03IN1402
21/44
Functional description
ST7540
6.5.2
Control register access
The communication with ST7540 Control Register is always synchronous. The access is achieved using the same lines of the Mains interface (RxD, TxD, RxTx and CLR/T) plus REG_DATA Line. With REG_DATA = 1 and RxTx = 0, the data present on TxD are loaded into the Control Register MSB first. The ST7540 samples the TxD line on CLR/T rising edges. The control Register content is updated at the end of the register access section (REG_DATA falling edge). In Normal Control Register mode (Control Register bit 21 = "0", see Table 12) if more than 24 bits are transferred to ST7540 only latest 24 bits are stored inside the Control Register. If less than 24 bits are transferred to ST7540 the Control Register writing is aborted. In order to avoid undesired Control Register writings caused by REG_DATA line fluctuations (for example because of surge or burst on mains), in Extended Control Register mode (Control Register bit 21 = "1" see Table 12) exactly 24 or 48 bits must be transferred to ST7540 in order to properly write the Control Register, otherwise writing is aborted. If 24 bits are transferred, only the first 24 Control Register bits (from 23 to 0) are written. With REG_DATA = 1 and RxTx = 1, the content of the Control Register is sent on RxD port. The Data on RxD are stable on CLR/T rising edges MSB First. In Normal Control Register mode 24 bits are transferred from ST7540 to the Host. In Extended Control Register mode 24 or 48 bits are transferred from ST7540 to the Host depending on content of Control Register bit 18 (with bit 18 = "0" the first 24 bits are transferred, otherwise all 48 bits are transferred, see Table 12). Figure 9.
CLR_T TDS RxD TCR TDH TDS TDH BIT22 TCR TB
Data reception control register read data reception timing diagram
TCC TCC
BIT23
REG_DATA
RxTx
D03IN1404
Figure 10. data reception control register write data reception timing diagram
TCC CLR_T TDS RxD TCR REG_DATA TCR RxTx TSTH TxD BIT23 BIT22
D03IN1403
TCC TB
TDH
TCR
TCR
22/44
ST7540
Functional description Figure 11. Data transmission control register read data reception timing diagram
TCC CLR_T TB RxD BIT23 TDS TDH TDS TDH TCC
BIT22
REG_DATA
TCR
TCR
TCR RxTx TSTH TxD
D03IN1405
Figure 12. Data transmission control register write data reception timing diagram
TCC CLR_T TB TxD TSTH BIT23 BIT22 TCR TSTH REG_DATA TCR TCR RxTx TDS RxD
D03IN1401
TCC
TDH
6.6
Receiving mode
The receive section is active when RxTx Pin ="1" and REG_DATA=0. The input signal is read on RX_IN Pin using SVSS as ground reference and then pre-filtered by a Band pass Filter (62kHz max bandwidth at -3dB). The Pre-Filter can be inserted setting one bit in the Control Register. The Input Stage features a wide dynamic range to receive Signal with a Very Low Signal to Noise Ratio. The Amplitude of the applied waveform is automatically adapted by an Automatic Gain Control block (AGC) and then filtered by a Narrow Band Band-Pass Filter centered around the Selected Channel Frequency (14kHz max at -3dB). The resulting signal is down-converted by a mixer using a sinewave generated by the FSK Modulator. Finally an Intermediate Frequency Band Pass-Filter (IF Filter) improves the Signal to Noise ration before sending the signal to the FSK demodulator. The FSK demodulator then send the signal to the RX Logic for final digital filtering. Digital filtering Removes Noise spikes far from the BAUD rate frequency and Reduces the Signal Jitter. RxD Line is forced to "0" or "1" (according the UART/SPI pin level) when neither mark or space frequencies are detected on RX_IN Pin. Mark and Space Frequency in Receiving Mode must be distant at least BaudRate/2 to have a correct demodulation. While ST7540 is in Receiving Mode (RxTx pin ="1"), the transmit circuitry, Power Line Interface included, is turned off. This allows the device to achieve a very low current consumption (5mA typ).
23/44
Functional description
ST7540
Receiving Sensitivity Level Selection It is possible to select the ST7540 Receiving Sensitivity Level by Control Register (see Table 12) or setting to `1' the TxD pin during reception phase (this condition overcomes the control register setting the sensitivity equal to BU threshold). Increasing the device sensitivity allows to improve the communication reliability when the ST7540 sensitivity is the limiting factor. Synchronization Recovery System (PLL) ST7540 embeds a Clock Recovery System to feature a Synchronous data exchange with the Host Controller. The clock recovery system is realized by means of a second order PLL. In Synchronous mode, data on the data line (RxD) are stable on CLR/T line rising edge (CLR/T Falling edge synchronized to RxD line transitions LOCK-IN Range). The PLL Lock-in and Lock-out Range is /2. When the PLL is in the unlock condition RxD line is forced to "0" or "1" according to the UART/SPI pin level and CLR/T is forced to "0" only if the Detection Method "Preamble Detection With Conditioning" is selected.When PLL is in unlock condition it is sensitive to RxD Rising and Falling Edges. The maximum number of transition required to reach the lock-in condition is 5. When in lock-in condition the PLL is sensitive only to RxD rising Edges to reduce the CLR/T Jitter. ST7540 PLL is forced in the un-lock condition, when more than 32 equal symbols are received.Due to the fact that the PLL, in lock-in condition, is sensitive only to RxD rising edge, sequences equal or longer than 15 equal symbols can put the PLL into the un-lock condition.
Figure 13. ST7540 PLL lock-in range
CLR/T
RxD
D03IN1417
LOCK-IN RANGE
Carrier/Preamble Detection The Carrier/Preamble Block is a digital Frequency detector Circuit. It can be used to manage the MAINS access and to detect an incoming signal. Two are the possible setting: Carrier Detection Preamble Detection
24/44
ST7540
Functional description
Carrier Detection The Carrier/Preamble detection Block notifies to the host controller the presence of a Carrier when it detects on the RX_IN Input a signal with an harmonic component close to the programmed Carrier Frequency. The CD_PD signal sensitivity is identical to the data reception sensitivity (0.5mVrms Typ. in Normal Sensitivity Mode). When the device sensitivity is set by the TxD line (Sensitivity level equal to BU threshold) the CD_PD signal is conditioned to the BU signal. The CD_PD line is forced to a logic level low when a Carrier is detected. Preamble Detection The Carrier/Preamble detection Block notifies to the host controller the presence of a Carrier modulated at the Programmed Baud Rate for at least 4 Consecutive Symbols ("1010" or "0101" are the symbols sequences detected). CD_PD line is forced low till a Carrier signal is detected and PLL is in the lock-in range. To reinforce the effectiveness of the information given by CD_PD Block, a digital filtering is applied on Carrier or Preamble notification signal (see Section 6.8: Control register). The Detection Time Bits in the Control Register define the filter performance. Increasing the Detection Time reduced the false notifications caused by noise on main line. The Digital filter adds a delay to CD_PD notification equal to the programmed Detection Time. When the carrier frequency disappears, CD_PD line is held low for a period equal to the detection time and then forced high. During this time, some spurious data caused by noise can be demodulated and sent over RxD line.
Header Recognition In Control Register Extended Mode (Control Register bit 21="1", see Table 12) the CD_PD line can be used to recognize if an header has been sent during the transmission. With Header Recognition function enable (Control Register bit 18="1", see Table 12), CD_PD line is forced low when a Frame Header is detected. If Frame Length Count function is enabled, CD_PD is held low and a number of 16 bit word equal to the Frame Length selected is sent to the host controller. In this case, CLR/T is forced to "0" and RxD is forced to "0" or "1" (according the UART/SPI pin level) when Header has not been detected or after the Frame Length has been reached. If Frame Length Count function is disabled, an header recognition is signaled by forcing CD_PD low for one period of CLR/T line. In this case, CLR/T and RxD signal are always present, even if no header has been recognized.
25/44
Functional description Figure 14. CD_PD Timing during RX
TDCD TC D TDCD TCD
ST7540
CD_PD
RX_IN
demodulation active on RxD pin RxD (UART/SPI="1") noise demodulated
RxD (UART/SPI="0")
noise demodulated
D03IN1418
Figure 15. Receiving path block diagram
Bits 3-4 RxD 4 Bits 3-4 &14 CLR/T 8 PLL Bits 18-21 & 24-47 CD_PD 1 HEADER RECOGN. Low Pass BU/THERM 7 Low Pass DIGITAL FILTER FSK DEMODULATOR Band Pass IF FILTER LOCAL OSC Bits 0 -2 Carrier Detection Bits 3-4 & 22 MIXER AGC Band Pass CHANNEL FILTER Band Pass PRE-FILTER GAIN CONTROL Bits 0-2 Bit 23 25 RX_IN
Bits 9-10
Bits 12-13 & 22 CARRIER/ PREAMBLE DETECTION
BAND IN USE
D03IN1419
6.7
Transmission mode
The transmission mode is set when RxTx Pin ="0" and REG_DATA Pin ="0". In transmitting mode the FSK Modulator and the Power Line Interface are turned ON. The transmit Data (TxD) enter synchronously or asynchronously to the FSK modulator.
Synchronous Mains access: on CLR/T rising edge, TxD Line Value is read and sent to the FSK Modulator. ST7540 manages the Transmission timing according to the BaudRate Selected Asynchronous Mains access: TxD data enter directly to the FSK Modulator.The Host Controller manages the Transmission timing
In both conditions no Protocol Bits are added by ST7540. The FSK frequencies are synthesized in the FSK modulator from a 16 MHz crystal oscillator by direct digital synthesis technique. The frequencies Table in different Configuration is reported in Table 8. The frequencies precision is same as external crystal one's.
26/44
ST7540
Functional description In the analog domain, the signal is filtered in order to reduce the output signal spectrum and to reduce the harmonic distortion. The transition between a symbol and the following is done at the end of the on-going half FSK sinewave cycle. Figure 16. Transmitting path block diagram
Bits 7-8 Bits 17 & 21 VOLTAGE LOOP THERMAL SENSOR TIMER CURRENT LOOP Bit 14 TxD 6 DAC Band Pass D-TYPE FLIP FLOP CLR/T 8 FSK MODULATOR TRANSMISSION FILTER 14 18 19 PA_INPA_IN+ TX_OUT ALC Bits 0-5 Bits 0-2 24 CL 23 Vsense
BU/THERM
7
+ PA
15
PA_OUT
CLR/T GENERATOR
D03IN1420
Automatic Level Control (ALC) The Automatic Level Control Block (ALC) is a variable gain amplifier (with 32 non linear discrete steps) controlled by two analog feed backs acting at the same time. The ALC gain range is 0dB to 30 dB and the gain change is clocked at 5KHz. Each step increases or reduces the voltage of 1dB (Typ). Two are the control loops acting to define the ALC gain: A Voltage Control loop A Current Control Loop
The Voltage control loop acts to keep the Peak-to-Peak Voltage constant on Vsense. The gain adjustment is related to the result of a peak detection between the Voltage waveform on Vsense and two internal Voltage references. It is possible to protect the Voltage Control Loop against noise by freezing the output level (see Section 7.5: Output voltage level freeze). If Vsense < VsenseTH - VsenseHYST If Vsense > VsenseTH + VsenseHYST The next gain level is increased by 1 step The next gain level is decreased by 1 step
If VsenseTH - VsenseHYST < Vsense < VsenseTH + VsenseHYST No Gain Change
27/44
Functional description
ST7540
The Current control loop acts to limit the maximum Peak Output current inside PA_OUT. The current control loop acts through the voltage control loop decreasing the Output Peak-to-Peak Amplitude to reduce the Current inside the Power Line Interface. The current sensing is done by mirroring the current in the High side MOS of the Power Amplifier (not dissipating current Sensing). The Output Current Limit (up to 500mrms), is set by means of an external resistor (RCL) connected between CL and VSS. The resistor converts the current sensed into a voltage signal. The Peak current sensing block works as the Output Voltage sensing Block: If V(CL) < CLTH - CLHYSTVoltage Control Loop Acting If CLTH - CLHYST < V(CL) < CLTH + CLHYSTNo Gain Change If V(CL) > CLTH + CLHYSTThe next gain level is decreased by 1 step
Figure 17 shows the typical connection of Current anVoltage control loops. Figure 17. Voltage and current feedback external interconnection example
ALC
PA_OUT/TX_OUT
Vout
VoutPK
R1 VOLTAGE LOOP Vsense 10nF R2 VsenseHYST VsenseTH CURRENT LOOP 80pF typ. CL RCL AVss VCLHYST VCLTH 1.865V (Typ)
D03IN1421
Voltage Control Loop Formula
R1 + R2 V O U T P K ------------------- ( V s e n s e T H V s e n s e H Y S T ) R2
28/44
ST7540 Table 11. VOUT Vs. R1 & R2 resistors value
Vout (Vrms) 0.150 0.250 0.350 0.500 0.625 0.750 0.875 1.000 1.250 1.500 Vout (dBV) 103.5 108.0 110.9 114.0 115.9 117.5 118.8 120.0 121.9 123.5 (R1+R2)/R2 1.1 1.9 2.7 3.7 4.7 5.8 6.6 7.6 9.5 10.8
Functional description
R2 (K) 7.5 5.1 3.6 3.3 3.3 2.7 2.0 1.6 1.6 1.6
R1 (K) 1.0 3.9 5.6 8.2 11.0 12.0 11.0 10.0 13.0 15.0
Note:
Notes: The rate of R2 takes in account the input resistance on the VSENSE pin (36K). 10nF capacitor effect has been neglected. Figure 18. Typical output current vs RCL
Ir ms (mA)
1220 1120 1020 920 820 720 620 520 420 320 220 120 0.5 0.7 0.9 1.1 1.3 1.5 1.7 1.9 2.1 2.3 2.5 2.7 2.9 3.1 3.3 3.5 3.7 3.9 4.1 4.3 4.5 4.7 4.9 5.1
D01IN1311
Rcl(k)
Integrated Power Line Interface (PLI) The Power Amplifier (PA) is a CMOS AB Class Power Amplifier. The PA requires, to ensure a proper operation, a regulated and well filtered Supply Voltage. Vcc Voltage and PA_OUT Voltage must fulfil the following formulas to work without clipping phenomena:
V C C V--------------------T------------- + V P O U T ( D C ) + 3 V --- P A O U ---( A C ) 2
VPAOUT( AC) V P O U T ( D C ) --------------------------------------- 1.5 V 2
29/44
Functional description
ST7540
Figure 19. PA_OUT and VCC relationship
V
Vcc
3V
VPA_OUT(AC)
1.5V
VPA_OUT(DC)
Vss
t
D03IN1425
Inputs and outputs of PA are available on pins PA_IN-,PA_IN+ and PA_OUT. User can easily select an appropriate active filtering topology to filter the signal present on TX_OUT pin. TX_OUT output has a current capability much lower than PA_OUT.
30/44
ST7540 Figure 20. Power line interface topology
Vcc
Functional description
PA_IN-
Z2 Z1
+
PA_OUT PA_IN+
AC LINE R3 TX_OUT ALC R4 Vss R1 VOLTAGE LOOP Vsense R2 CURRENT LOOP 80pF typ. CL RCL
D03IN1422
Figure 21. Power line interface startup timing diagram
RxTx TALC TRXTX 2.1V TST
TX_OUT
0V STEP NUMBER 16 17 18 31
D03IN1408
31/44
Functional description
ST7540
6.8
Control register
The ST7540 is a multi-channel and multifunction transceiver. An internal 24 or 48 Bits (in Extended mode) Control Register allows to manage all the programmable parameters (Table 12). The programmable functions are:
Channel Frequency Baud Rate Deviation Watchdog Transmission Timeout Frequency Detection Time Detection Method Mains Interfacing Mode Output Clock Sensitivity Mode Input Pre-Filter
In addition to these functions the Extended mode provides 24 additional bits and others functions:
Output Level Freeze Frame Header Recognizes (one 16 bits header of or two 8 bits headers) with support to Frame Length Bit count
32/44
ST7540
Functional description
Table 12. Control register functions
Function Value Selection Bit2 60 KHz 66 KHz 72 KHz 76 KHz 82.05 KHz 86 KHz 110 KHz 132.5 KHz 0 0 0 0 1 1 1 1 Bit 4 3 to 4 Baud rate 600 1,200 2,400 4,800 0 0 1 1 Bit 5 5 Deviation 0.5 1 0 1 Bit 6 6 Watchdog Disabled Enabled (1.5 s) Bit 8 7 to 8 Transmission time out Disabled 1s 3s Not Used 0 0 1 1 Bit 10 9 to 10 Frequency detection time 500 s 1 ms 3 ms 5 ms 0 0 1 1 0 1 Bit 7 0 1 0 1 Bit 9 0 1 0 1 Do not force a different value Enabled 0.5 Bit1 0 0 1 1 0 0 1 1 Bit0 0 1 0 1 0 1 0 1 Bit 3 0 1 0 1 Note Default
0 to 2
Frequencies
132.5 kHz
2400
1 sec
1 ms
11
Reserved
0
33/44
Functional description Table 12. Control register functions
Function Value Selection Bit 13 Bit 12 Preamble detection notification on CD_PD Line CLR/T and RxD signal always present In UART Mode (UART/SPI pin set to 1) this configuration is not allowed. Preamble Detection notification on CD_PD Line. CLR/T and RxD line are forced to "0" when Preamble has not been detected or PLL is in Unlock condition. In UART Mode (UART/SPI pin set to 1) this configuration is not allowed. Carrier detection notification on CD_PD Line CLR/T and RxD signal always present Carrier detection notification on CD_PD Line CLR/T Line is forced to "0" and RxD Line is forced to "0" or "1" (according the UART/SPI pin level) when carrier is not detected Note
ST7540
Default
Preamble detection without conditioning
0
0
Preamble detection with conditioning 12 to 13 Detection method
0
1
Carrier detection without conditioning
Carrier detection without conditioning
1
0
Carrier detection with conditioning
1
1
Bit 14 14 Mains Interfacing Mode Synchronous Asynchronous Bit 16 16 MHz 8 MHz 4 MHz Clock OFF 0 0 1 1 Bit 17 17 Output Voltage Level Freeze Enabled Disabled 0 1 Bit 18 18 Header Recognition Disabled Enabled 0 1 Bit 19 19 Frame Length Count Disabled Enabled 0 1 Active only if extended control register is enable (Bit 21="1") Active only if header recognition function (Bit 18="1") and extended control register (Bit 21="1") are enable Disabled Active only if extended control register is enable (Bit 21="1") Disabled 0 1 Bit 15 0 1 0 1 Asynchronous
15 to 16
Output Clock
4 MHz
Disabled
34/44
ST7540 Table 12. Control register functions
Function Value Selection Bit 20 20 Header Length 8 bits 16 bits 0 1 Bit 21 21 Extended Register Disable (24 bits) Enabled (48 bits) 0 1 Bit 22 22 Sensitivity Mode Normal Sensitivity High Sensitivity 0 1 Bit 23 23 Input Filter Frame Header Disabled Enabled from 0000h to FFFFh from 01h to FFh 0 1 Note
Functional description
Default
Active only if Extended Control Register is enable (Bit 21="1") Extended Register enables Functions on Bit 17, 18,19 and 20
16 bits
Disabled (24 bits)
Normal
Disabled One 16 bits Header or two 8 bits Headers (MSB first) depending on Bit 20 Number of 16 bits words expected
24 to 39
9B58h
40 to 47 Frame Length
08h
35/44
Auxiliary analog and digital functions
S T75 4 0
7
7.1
Auxiliary analog and digital functions
Band in use
The Band in Use Block has a Carrier Detection like function but with a different Input Sensitivity (83.5 dBV Typ.) and with a different BandPass filter Selectivity (40dB/Dec). BU/THERM line is forced High when a signal in band is detected. To prevent BU/THERM line false transition, Band in Use signal is conditioned to Carrier Detection Internal Signal. This function is enabled only in Receiving mode (in Transmission mode the BU/THERM pin is used for Thermal shutdown signaling, see Section 7.8: Thermal shutdown).
7.2
Time out
Time Out Function is a protection against a too long data transmission. When Time Out function is enabled after 1 or 3 second of continuos transmission the transceiver is forced in receiving mode. This function allows ST7540 to automatically manage the CENELEC Medium Access specification. When a time-out event occur, the transmission section is disabled for at least 125 ms. To Unlock the Time Out condition RxTx should be forced High. During the time out period only register access or reception mode are enabled. During Reset sequence if RxTx line ="0" & REG_DATA line ="0", Time Out protection is suddenly enabled and ST7540 must be configured in data reception after the reset event before starting a new data transmission. Time Out time is programmable using Control Register bits 7 and 8 (Table 12). Figure 22. Time-out timing and unlock sequence
RxTx TOUT Time Out function
D03IN1409
TOFF TOFFD
36/44
ST7540
Auxiliary analog and digital functions
7.3
Reset & watchdog
RSTO Output is a reset generator for the application circuitry. During the ST7540 startup sequence is forced low. RSTO becomes high after a TRSTO delay from the end of oscillator startup sequence. Inside ST7540 is also embedded a watchdog function. The watchdog function is used to detect the occurrence of a software fault of the Host Controller. The watchdog circuitry generates an internal and external reset (RSTO low for TRSTO time) on expiry of the internal watchdog timer. The watchdog timer reset can be achieved applying a negative pulse on WD pin (see Figure 23). Figure 23. Reset and Watchdog Timing
TR S T O TW O TR S T O
RSTO TW D WD
TW M
D03IN1410
7.4
Output clock
MCLK is the master clock output. The clock frequency sourced can be programmed through the Control Register to be a ratio of the crystal oscillator frequency (Fosc, Fosc/2 Fosc/4). The transition between one frequency and another is done only at the end of the ongoing cycle. The oscillator can be disabled using Control Register bits 15 and 16 (Table 12).
7.5
Output voltage level freeze
The Output Level Freeze function, when enabled, turns off the Voltage Control Loop once the ALC stays in a stable condition for about 3 periods of control loop, and maintains a constant gain until the end of transmission. Output Level Freeze can be enabled using Control Register bit 17 (Table 12). This function is available only using the Extended Control Register (Control Register bit 21="1").
7.6
Extended control register
When Extended Control Register function is enabled, all the 48 bits of Control Register are programmable. Otherwise, only the first 24 bits of Control Register are programmable. The functions Header Recognition, Frame Bit Count and Output Voltage Freeze are available only if Extended Control Register function is enabled. Extended Control Register can be enabled using Control Register bit 21(Table 12).
37/44
Auxiliary analog and digital functions
S T75 4 0
7.7
Under voltage lock out
The UVLO function turns off the device if the VCC voltage falls under 4V. Hysteresis is 340mV typically.
7.8
Thermal shutdown
The ST7540 is provided of a thermal protection which turn off the PLI when the junction temperature exceeds 170C 10% . Hysteresis is around 30C. When shutdown threshold is overcome, PLI interface is switched OFF. Thermal Shutdown event is notified to the HOST controller using BU/THERM line. When BU/THERM line is High, ST7540 junction temperature exceed the shutdown threshold (Not Latched). This function is enabled only in Transmission mode (in Receiving mode the BU/THERM pin is used for Band in Use signaling, see Band in Use function Section 7.1: Band in use).
7.9
5V Voltage regulator
ST7540 has an embedded 5V linear regulator externally available (on pin VDC) to supply the application circuitry. The 5V linear regulator has a very low quiescent current (50A) and a current capability of 50mA. The regulator is protected against short circuitry events.
7.10
3.3V Voltage regulator
The VDD pin can act either as 3.3V Voltage Output or as Input Digital Supply. When the VDD pin is externally forced to 5V all the Digital I/Os operate at 5V, otherwise all the Digital I/Os are internally supplied at 3.3V. The VDD pin can also source 3.3V voltage to supply external components. The 3.3V linear regulator has a very low quiescent current (50A) and a current capability of 50mA. The regulator is protected against short circuitry events.
7.11
Power-up procedure
To ensure ST7540 proper power-Up sequence, VCC and VDD Supply has to fulfil the following rules: 1. 2. VCC rising slope must not exceed 100V/ms. When VDD is below 5V/3.3V: VCC-VDD < 1.2V.
When VDD supply is connected to VDC (5V Digital Supply) the above mentioned relation can be ignored if VDC load < 50mA and if the filtering capacitor on VDC < 100uF. If VDD is not forced to 5V, the Digital I/Os are internally supplied at 3.3 V and if VDD load < 50mA and the filtering capacitor on VDD < 100uF the second relation can be ignored .
38/44
ST7540 Figure 24. Power-up sequence
Voltage
Auxiliary analog and digital functions
VCC
5V/3.3V
VDD
VCC-VDD
D03IN1424
Time
39/44
40/44
VDC 26 17 Z2 Z1 15 PA_IN+ 28 27 25 13 TX_OUT 19 R4 R3 AC LINE RX_IN 18 PA_OUT No External Components for POWER LINE DRIVER VCC AC/DC Conver ter SINGLE SUPPY 20 SVss 14 VDD 9 PA_INWD
5V Supply for Host Controller
Auxiliary analog and digital functions
TEST2
TEST1
BU/THERM 7
ST7540
16
VSS R1 C1
HOST CONTROLLER 1 Vsense 4 6 5 8 2 X2 22 10 11 3 GND 12 UART/SPI 21 24 CL RCL 23 RxD TxD RxTx
CD/PD
CLR/T
Voltage Regulation & Current Protection
R2
REG/DATA
Figure 25. Application schematic example with coupling transformer.
5 Lines Serial Interface
MCLK
RSTO
X1_OSCIN
Clock & Reset for Host Controller
S T75 4 0
D03IN1412A
ST7540
Mechanical data
8
Mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com
41/44
Mechanical data Table 13. HTSSOP28 Mechanical data
mm. Dim. Min. A A1 Typ. Max. 1.2 0.15 Min. Typ. inch
ST7540
Max. 0.047 0.006
A2 b c D (*) D1 E E1 (*) E2 e L L1 k aaa
0.8 0.19 0.09 9.6 3.3 6.2 4.3 1.5
1.0
1.05 0.3 0.2
0.031 0.007 0.003 0.377 0.130
0.039
0.041 0.012 0.008
9.7
9.8
0.382
0.385
6.4 4.4
6.6 4.5
0.244 0.169
0.252 0.173
0.260 0.177
0.65 0.45 0.6 1.0 0 (min), 8 (max) 0.1 0.75 0.018
0.026 0.024 0.039 0.029
0.004
Figure 26. Package dimensions
42/44
ST7540
Revision history
9
Revision history
Table 14. Revision history
Date 15-Mar-2006 25-Sep-2006 Revision 1 2 Initial release. Updated Electrical Characteristics and Power Amplifier description Changes
43/44
ST7540
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2006 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
44/44
|
