LD49300
3A Very low drop for low output voltage regulator
Feature summary
Input voltage range: VI = 1.4V to 5.5V VBIAS = 3V to 6V Stable with ceramic capacitor 1.5% initial tolerance Maximum dropout voltage (VI - VO) of 400mV over temperature Adjustable output voltage down to 0.8V Ultra fast transient response (up to 10MHz bandwidth) Excellent line and load regulation specifications Logic controlled shutdown option Thermal shutdown and current limit protection Junction temperature range: 25C to 125C 5.5V and the bias supply requires between 3V and 6V for proper operation. The LD49300 offers fixed output voltages from 0.8V to 1.8V and adjustable output voltages down to 0.8V. The LD49300 requires a minimum output capacitance for stability, and work optimally with small ceramic capacitors.
PPAK
Description
The LD49300 is a high-bandwidth, low-dropout, 3.0A voltage regulator, ideal for powering core voltages of low-power microprocessors. The LD49300 implements a dual supply configuration allowing for very low output impedance and very fast transient response. The LD49300 requires a bias input supply and a main input supply, allowing for ultra-low input voltages on the main supply rail. The input supply operates from 1.4V to
Appl ication s
Graphics processors PC Add-In Cards Microprocessor core voltage supply Low voltage digital ICs High Efficiency Linear power supplies SMPS post regulators
Order code
Part number LD49300PT08R (1) LD49300PT10R LD49300PT12R
1. Adjustable Version.
Package PPAK (Tape&Reel) PPAK (Tape&Reel) PPAK (Tape&Reel)
Packaging 2500 parts per reel 2500 parts per reel 2500 parts per reel
December 2006
Rev. 2
1/20
www.st.com
20
Contents
LD49300
Contents
1 2 3 4 5 6 7 8 Typical application circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Alternative application circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Typical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 Input supply voltage (VIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Bias supply voltage (VBIAS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 External capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Output capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Minimum load current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 VIN and VBIAS power sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Power dissipation/heatsinking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Heatsinking PPAK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Adjustable regulator design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
9 10
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2/20
LD49300
Typical application circuits
1
Figure 1.
Typical application circuits
Adjustable version
Figure 2.
Fixed version with Enable
3/20
Alternative application circuits
LD49300
2
Figure 3.
Alternative application circuits
Single supply voltage solution
Figure 4.
LD49300 plus DC/DC pre-regulator to reduce power dissipation
4/20
LD49300
Pin configuration
3
Figure 5.
Pin configuration
Pin connections (top view)
Table 1.
Pln n 1 2 3 4 5
Pin description
Symbol EN ADJ VIN GND VOUT VBIAS Note Enable (Input): Logic High = Enable, Logic Low = Shutdown. Adjustable regulator feedback input. Connect to resistor voltage divider. Input voltage which supplies current to the output power device. Ground (TAB is connected to ground). Regulator output. Input bias voltage for powering all circuitry on the regulator with the exception of the output power device.
5/20
Diagram
LD49300
4
Figure 6.
Diagram
Block diagram
6/20
LD49300
Maximum ratings
5
Table 2.
Maximum ratings
Absolute maximum ratings
Parameter Supply voltage Output voltage BIAS Supply voltage Enable input voltage Power dissipation Storage temperature range Value -0.3 to 7 -0.3 to VIN + 0.3 -0.3 to VBIAS + 0.3 -0.3 to 7 -0.3 to 7 Internally Limited -50 to 150 C Unit V V V V
Symbol VIN VOUT VBIAS VEN PD TSTG
Note: 1 Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional Operation under these conditions is not implied. 2 All the values are referred to ground.
Table 3.
Symbol VIN VOUT VBIAS VEN TJ Supply voltage Output voltage BIAS Supply voltage Enable input voltage Junction temperature range
Operating ratings
Parameter Value 1.4 to 5.5 0.8 to 4.5 3 to 6 0 to VBIAS -25 to 125 Unit V V V V C
7/20
Electrical characteristics
LD49300
6
Table 4.
Electrical characteristics
Electrical characteristics (TJ = -25C to 125 C, VBIAS = VO+2.1V (1); VI = VO+1V; VEN = VBIAS (2), IO = 10mA; CI = 1F; CO = 10F; CBIAS = 1F; unless otherwise specified. Typical values are referred to TJ = 25C).
Symbol VO VLINE VLOAD VDROP VDROP IGND
Parameter Output voltage accuracy Line regulation Load regulation Dropout voltage (VI - VO) Dropout voltage (VBIAS- VO) Ground pin current
Test conditions TJ = 25C, fixed voltage options Over temperature range VI = VO+1V to 5.5V IL = 0mA to 3A, VBIAS 3V IL = 1.5A IL = 3A IL = 3A (1) IL = 0mA IL = 3A VEN 0.4V (2) IL = 0mA IL = 3A VO = 0V Regulator Enable Regulator Shutdown
Min. -1.5 -3 -0.1
Typ.
Max. 1.5 3 0.1 1 200 400
Unit % % /V % mV V mA A mA A
1.5 4 4 3 3 4.5
2.1 6 6 5 5 5
IGND_SHD Ground pin current in shutdown IVBIAS IL Current through VBIAS Current limit
Enable Input (2) VEN IEN Reference VREF SVR Reference voltage Supply voltage rejection TJ = 25C Over temperature range VI = 2.5V0.5V, VO = 1V, F = 120Hz, VBIAS = 3.3V 0.788 0.776 0 .8 0.8 68 0.812 0.824 V dB Enable input threshold (fixed voltage only) Enable pin input current 1.4 0.1 0.4 1 V A
1. For VO 1V, VBIAS dropout specification does not apply due to a minimum 3V VBIAS input. 2. Fixed output voltage version only.
8/20
LD49300
Typical characteristics
7
Typical characteristics
Reference voltage vs temperature Figure 8. Output voltage vs temperature
Figure 7.
Figure 9.
Load regulation vs temperature
Figure 10. Line regulation vs temperature
Figure 11. Output voltage vs input voltage
Figure 12. Dropout voltage (VIN-VOUT) vs temperature
9/20
Typical characteristics
LD49300
Figure 13. Dropout voltage (VIN-VOUT) vs temperature
Figure 14. VBIAS pin current vs temperature
Figure 15. Noise vs frequency
Figure 16. Quiescent current vs temperature
Figure 17. Supply voltage rejection vs output current
Figure 18. Stability region vs COUT & High ESR
10/20
LD49300
Typical characteristics
Figure 19. Stability region vs COUT & Low ESR Figure 20. VBIAS Start Up transient (VIN Start Up before VBIAS)
VIN=2V, VINH=VBIAS, IOUT=3A, VOUT=1V, CIN=COUT=1F
Figure 21. VBIAS & VIN Start Up transient Figure 22. VIN Start Up transient response response (VIN and VBIAS Start Up at (VBIAS Start Up before VIN) the same time)
VIN=VBIAS=VINH=3.1V, VOUT=1V, COUT=1F
VIN=2.5V, VBIAS=VINH=3.1V, VOUT=1V, COUT=1F
11/20
Typical characteristics
LD49300
Figure 24. VIN Start Up transient response (VBIAS Start Up before VIN and VINH=VIN)
Figure 23. VIN Start Up transient response (VBIAS Start Up before VIN)
VIN=2.5V, VBIAS=VINH=3.1V, VOUT=1V, COUT=1F
VIN=VINH=2.5V, VBIAS=3.1V, VOUT=1V, COUT=1F
Figure 25. Load transient response
VIN=2.5V, VBIAS=5V, VOUT=1.8V, IOUT=10mA to 3A, COUT=10F
12/20
LD49300
Application hints
8
Application hints
The LD49300 is an ultra-high performance, low dropout linear regulator, designed for high current application that requires fast transient response. The LD49300 operates from two input voltages, to reduce dropout voltage. The LD49300 is designed so that a minimum of external component are necessary.
8.1
Input supply voltage (VIN)
VIN provides the power input current to the LD49300. The minimum input voltage can be as low as 1.4V, allowing conversion from very low voltage supplies to achieve low output voltage levels with very low power dissipation.
8.2
Bias supply voltage (VBIAS)
The LD49300 control circuitry is supplied the VBIAS pin which requires a very low bias current (3mA typ.) even at the maximum output current level (3A). A bypass capacitor on the bias pin is recommended to improve the performance of the LD49300 during line and load transient. The small ceramic capacitor from VBIAS to ground reduces high frequency noise that could be injected into the control circuitry from the bias rail. In typical applications a 1F ceramic chip capacitor may be used. The VBIAS input voltage must be 2.1V above the output voltage, with a minimum VBIAS input voltage of 3V.
8.3
External capacitors
To assure regulator stability, input and output capacitors are required as shown in the typical application circuit.
8.4
Output capacitor
The LD49300 requires a minimum output capacitance to maintain stability. A ceramic chip capacitor of at least 1F is required. However, specific capacitor selection could be needed to ensure the transient response. A 1F ceramic chip capacitor satisfies most applications but 10F is recommended to ensure better transient performances. In applications where the VIN level is close to the maximum operating voltage (VIN>4V), it is strongly recommended to use an output capacitors of, at least, 10F in order to avoid over-voltage stress on the Input/output power pins during short circuit conditions due to parasitic inductive effect. The output capacitor must be located as close as possible to the output pin of the LD49300. The ESR (equivalent series resistance) of the output capacitor must be within the "STABLE" region as shown in the typical characteristics figures. Both ceramic and tantalum capacitors are suitable.
8.5
Minimum load current
The LD49300 does not require a minimum load to maintain output voltage regulation.
13/20
Application hints
LD49300
8.6
VIN and VBIAS power sequencing
In common applications where the power on transient of VIN and VBIAS voltages are not particularly fast (Tr>100s), no power sequencing is required. Where voltage transient input (Tr<100s) is very fast, it is recommended to have the VIN voltage present before or, at least, at the same time as the VBIAS voltage in order to avoid overvoltage spikes during the power on transient (refer to the figures in the typical characteristics). Where VIN transient input (Tr<<100s) is very fast for the fixed VOUT versions, it is possible to avoid start-up overvoltage spikes by pulling the VINH pin up to VIN voltage (refer to relative typical characteristics figures at pages 11 and 12).
8.7
Power dissipation/heatsinking
A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by: PD = VIN x IIN + VBIAS x IBIAS - VOUT x IOUT Where:
VIN, Input supply voltage VBIAS, Bias supply voltage VOUT, Output voltage IOUT, Load current
From this data, we can calculate the thermal resistance ( SA) required for the heat sink using the following formula:
SA = (TJ - TA/PD) - (JC + CS)
The maximum allowed temperature rise (TRmax) depends on the maximum ambient temperature (TAmax) of the application, and the maximum allowable junction temperature (TJmax): TRmax = TJmax - TAmax The maximum allowable value for junction to ambient thermal resistance, JA, can be calculated using the formula:
JAmax = TRmax / PD
This part is available for the PPAK package. The thermal resistance depends on the amount of copper area or heat sink, and on air flow. If the maximum allowable value of JA calculated above is 100 C/W for the PPAK package, no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable JA falls below these limits, a heat sink is required as described below.
14/20
LD49300
Application hints
8.8
Heatsinking PPAK package
The PPAK package uses the copper plane on the PCB as a heatsink. The tab of these packages is soldered to the copper plane for heat sinking. It is also possible to use the PCB ground plane a heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual layer PCB, it can be an unbroken GND area on the opposite side where the IC is situated with a dissipating area thermally connected through vias holes, filled by solder. Figure 26 shows a curve for JA of the PPAK package for different copper area sizes, using a typical PCB with 1/16 in thick G10/FR4.
Figure 26.
JA vs Copper Area for PPAK package
8.9
Adjustable regulator design
The LD49300 adjustable version allows fixing output voltage anywhere between 0.8V and 4.5V using two resistors as shown in the typical application circuit. For example, to fix the R1 resistor value between VOUT and the ADJ pin, the resistor value between ADJ and GND (R2) is calculated by: R2 = R1 [0.8/(VOUT - 0.8)] Where VOUT is the desired output voltage. It is suggested to use R1 values lower than 10K to obtain better load transient performances. Even, higher values up to 100K are suitable.
8.10
Enable
The fixed output voltage versions of LD49300 feature an active high Enable input (EN) that allows on-off control of the regulator. The EN input threshold is guaranteed between 0.4V and 1.4V, for simple logic interfacing. The regulator is set in shut down mode when VEN<0.4V and it is in operating mode (VOUT activated) when VEN>1.4V. If not in use, the EN pin must be tied directly to the VIN to keep the regulator continuously activated. The En pin must not be left at high impedance.
15/20
Package mechanical data
LD49300
9
Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.
16/20
LD49300
Package mechanical data
PPAK MECHANICAL DATA
mm. DIM. MIN. A A1 A2 B B2 C C2 D D1 E E1 e G G1 H L2 L4 L5 L6 0.6 1 2.8 4.9 2.38 9.35 0.8 6.4 4.7 1.27 5.25 2.7 10.1 1 1 0.023 0.039 0.110 0.193 0.093 0.368 0.031 2.2 0.9 0.03 0.4 5.2 0.45 0.48 6 5.1 6.6 0.252 0.185 0.050 0.206 0.106 0.397 0.039 0.039 TYP M AX. 2.4 1.1 0.23 0.6 5.4 0.6 0.6 6.2 MIN. 0.086 0.035 0.001 0.015 0.204 0.017 0.019 0.236 0.201 0.260 TYP. M AX . 0.094 0.043 0.009 0.023 0.212 0.023 0.023 0.244 inch
0078180-E
17/20
Package mechanical data
LD49300
Tape & Reel DPAK-PPAK MECHANICAL DATA
mm. DIM. MIN. A C D N T Ao Bo Ko Po P 6.80 10.40 2.55 3.9 7.9 6.90 10.50 2.65 4.0 8.0 12.8 20.2 60 22.4 7.00 10.60 2.75 4.1 8.1 0.268 0.409 0.100 0.153 0.311 0.272 0.413 0.104 0.157 0.315 13.0 TYP M AX. 330 13.2 0.504 0.795 2.362 0.882 0.2.76 0.417 0.105 0.161 0.319 0.512 MIN. TYP. M AX . 12.992 0.519 inch
18/20
LD49300
Revision history
10
Table 5.
Revision history
Revision history
Revision 1 2 Initial release. Add note in cover page : Order code. Changes
Da te 20-Nov-2006 01-Dec-2006
19/20
LD49300
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2006 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
20/20
|
