M40Z111 M40Z111W
5V or 3V NVRAM supervisor for up to two LPSRAMs
Features
Convert low power SRAMs into NVRAMs Precision power monitoring and power switching circuitry Automatic write-protection when VCC is out-oftolerance Choice of supply voltages and power-fail deselect voltages: M40Z111: VCC = 4.5 to 5.5V THS = VSS; 4.5 VPFD 4.75V THS = VOUT; 4.2 VPFD 4.5V M40Z111W: VCC = 3.0 to 3.6V THS = VSS; 2.8 VPFD 3.0V VCC = 2.7 to 3.3V THS = VOUT; 2.5 VPFD 2.7V Less than 15ns chip enable access propagation delay (for 5.0v device) Packaging includes a 28-lead SOIC and SNAPHAT top (to be ordered separately) SOIC package provides direct connection for a SNAPHAT top which contains the battery RoHS compliant Lead-free second level interconnect
SNAPHAT (SH) battery
28 1
SOH28 (MH)
November 2007
Rev 4
1/21
www.st.com 1
Contents
M40Z111, M40Z111W
Contents
1 2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1 2.2 Data retention lifetime calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 VCC noise and negative going transients . . . . . . . . . . . . . . . . . . . . . . . . . 10
3 4 5 6 7
Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2/21
M40Z111, M40Z111W
List of tables
List of tables
Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Power down/up AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 DC and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 SOH28 28-lead plastic small outline, battery SNAPHAT, pack. mech. data . . . . . . . . . . 16 4-pin SNAPHAT housing for 48mAh battery, package mechanical data . . . . . . . . . . . . . . 17 4-pin SNAPHAT housing for 120mAh battery, package mechanical data . . . . . . . . . . . . . 18 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Battery table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3/21
List of figures
M40Z111, M40Z111W
List of figures
Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 SOIC28 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Power down timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Power up timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Supply voltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 AC testing load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 SOH28 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline . . . . 15 4-pin SNAPHAT housing for 48mAh battery, package outline . . . . . . . . . . . . . . . . . . . . . . 17 4-pin SNAPHAT housing for 120mAh battery, package outline . . . . . . . . . . . . . . . . . . . . . 18
4/21
M40Z111, M40Z111W
Description
1
Description
The M40Z111/W NVRAM supervisor is a self-contained device which converts a standard low-power SRAM into a non-volatile memory. A precision voltage reference and comparator monitors the VCC input for an out-of-tolerance condition. When an invalid VCC condition occurs, the conditioned chip enable (ECON) output is forced inactive to write-protect the stored data in the SRAM. During a power failure, the SRAM is switched from the VCC pin to the lithium cell within the SNAPHAT to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns. The 28-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Inser tion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28-lead SOIC, the battery package (e.g., SNAPHAT) part number is "M4Z28-BR00SH1" or "M4Z32-BR00SH1" (See Table 11 on page 19).
Figure 1.
Logic diagram
VCC
THS M40Z111 M40Z111W E
VOUT
ECON
VSS
AI02238B
5/21
Description Table 1. Signal names
THS E ECON VOUT VCC VSS NC Threshold select input Chip enable input Conditioned chip enable output Supply voltage output Supply voltage Ground Not connected internally
M40Z111, M40Z111W
Figure 2.
SOIC28 connections
VOUT NC NC NC NC VCC NC VCC NC NC NC NC THS VSS 28 1 2 27 3 26 4 25 5 24 6 23 7 M40Z111 22 8 M40Z111W 21 9 20 10 19 11 18 12 17 13 16 14 15
AI02239B
VCC E NC NC NC NC NC NC NC NC NC NC ECON NC
6/21
M40Z111, M40Z111W Figure 3. Hardware hookup
Description
3.0, 3.3, or 5V
VCC
VOUT
VCC E2
1N5817 or MBR5120T3
0.1F
0.1F
CMOS SRAM
M40Z111/W E Thereshold THS VSS
ECON
E x8 or x16
AI02394
7/21
Operation
M40Z111, M40Z111W
2
Operation
The M40Z111/W, as shown in Figure 3 on page 7, can control up to two standard low-power SRAMs. These SRAMs must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable (ECON) output pin follows the chip enable (E) input pin with timing shown in Table 2 on page 10. An internal switch connects VCC to VOUT. This switch has a voltage drop of less than 0.3V (IOUT1). When VCC degrades during a power failure, ECON is forced inactive independent of E. In this situation, the SRAM is unconditionally write protected as VCC falls below an out-of-tolerance threshold (VPFD). The power fail detection value associated with VPFD is selected by the THS pin and is shown in Table 6 on page 14.
Note:
Note: The THS pin must be connected to either VSS or VOUT. If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time tWP, ECON is unconditionally driven high, write protecting the SRAM. A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below VPFD (min), the user can be assured the memory will be write protected provided the VCC fall time exceeds tF. As VCC continues to degrade, the internal switch disconnects VCC and connects the internal battery to VOUT. This occurs at the switchover voltage (VSO). Below the VSO, the battery provides a voltage VOHB to the SRAM and can supply current IOUT2 (see Table 6 on page 14). When VCC rises above VSO, VOUT is switched back to the supply voltage. Output ECON is held inactive for tER (200ms maximum) after the power supply has reached VPFD, independent of the E input, to allow for processor stabilization (see Figure 5 on page 9).
2.1
Data retention lifetime calculation
Most low power SRAMs on the market today can be used with the M40Z111/W NVRAM SUPERVISOR. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40Z111/W and SRAMs to be "Don't Care" once VCC falls below VPFD (min). The SRAM should also guarantee data retention down to VCC = 2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included. If the SRAM includes a second chip enable pin (E2), this pin should be tied to VOUT. If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the ICCDR value of the M40Z111/W to determine the total current requirements for data retention.
8/21
M40Z111, M40Z111W
Operation
The available battery capacity for the SNAPHAT of your choice can then be divided by this current to determine the amount of data retention available (see Table 11 on page 19). For more information on Battery Storage Life refer to the Application Note AN1012. Figure 4. Power down timing
VCC VPFD (max) VPFD VPFD (min)
VSO tF tFB
E tWPT VOHB ECON
AI02396
Figure 5.
Power up timing
VCC VPFD (max) VPFD VPFD (min)
VSO tR tRB tER E tEDH ECON VOHB tEDL
AI02397
9/21
Operation Table 2.
Symbol tF(2) tFB(3) tR tRB tEDL tEDH tER(4) tWPT
M40Z111, M40Z111W Power down/up AC characteristics
Parameter(1) VPFD (max) to VPFD (min) VCC fall time VPFD (min) to VSS VCC fall time VPFD (min) to VPFD (max) VCC rise time VSS to VPFD (min) VCC rise time Chip enable propagation delay M40Z111 M40Z111W M40Z111 M40Z111W 40 M40Z111 M40Z111W 40 40 Min 300 10 10 1 15 20 10 20 200 150 250 Max Unit s s s s ns ns ns ns ms s s
Chip enable propagation delay Chip enable recovery Write protect time
1. Valid for ambient operating temperature: TA = 40 to 85C; VCC = 4.5 to 5.5V or 2.7 to 3.6V (except where noted). 2. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200 s after VCC passes VPFD (min). 3. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data. 4. tER (min) = 20ms for industrial temperature range - grade 6 device.
2.2
VCC noise and negative going transients
ICC transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the VCC bus. These transients can be reduced if capacitors are used to store energy which stabilizes the VCC bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1F (as shown in Figure 6) is recommended in order to provide the needed filtering. In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on VCC that drive it to values below VSS by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from VCC to VSS (cathode connected to VCC, anode to VSS). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.
10/21
M40Z111, M40Z111W Figure 6. Supply voltage protection
Operation
VCC VCC
0.1F
DEVICE
VSS
AI00622
11/21
Maximum rating
M40Z111, M40Z111W
3
Maximum rating
Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. Table 3.
Symbol TA TSTG TSLD(1) VIO VCC IO PD
Absolute maximum ratings
Parameter Ambient operating temperature Storage temperature (VCC off) Grade 6 SNAPHAT SOIC Value 40 to 85 40 to 85 55 to 125 260 0.3 to VCC +0.3 M40Z111 M40Z111W Output current Power dissipation 0.3 to 7.0 0.3 to 4.6 20 1 Unit C C C C V V V mA W
Lead solder temperature for 10 seconds Input or output voltages Supply voltage
1. For SO package, lead-free (Pb-free) lead finish: reflow at peak temperature of 260C (total thermal budget not to exceed 245C for greater than 30 seconds).
Caution: Caution:
Negative undershoots below 0.3V are not allowed on any pin while in the Battery Back-up mode. Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.
12/21
M40Z111, M40Z111W
DC and AC parameters
4
DC and AC parameters
This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in Table 4: DC and AC measurement conditions. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters. Table 4. DC and AC measurement conditions
Parameter VCC supply voltage Ambient operating temperature Load capacitance (CL) Input rise and fall times Input pulse voltages Input and output timing ref. voltages M40Z111 4.5 to 5.5V 40 to 85C 100pF 5ns 0 to 3V 1.5V M40Z111W 2.7 to 3.6V 40 to 85C 50pF 5ns 0 to 3V 1.5V
Note:
Note that Output Hi-Z is defined as the point where data is no longer driven. Figure 7. AC testing load circuit
DEVICE UNDER TEST
645
(1) CL = 100pF or 5pF
1.75V
CL includes JIG capacitance
AI02326
1. 50pF for M40Z111W.
Table 5.
Symbol CIN COUT
(3)
Capacitance
Parameter(1)(2) Input capacitance Output capacitance Min Max 8 10 Unit pF pF
1. Effective capacitance measured with power supply at 5V (M40Z111) or 3.3V (M40Z111W); sampled only, not 100% tested. 2. At 25C, f = 1MHz. 3. Outputs deselected
13/21
DC and AC parameters Table 6.
Sym ICC
M40Z111, M40Z111W
DC characteristics
Parameter Supply current Test condition(1) Min Outputs open M40Z111 Typ 3 Max 6 150 0V VIN VCC 0V VOUT VCC VOUT > VCC 0.3 VOUT > VCC 0.2 VOUT > VBAT 0.3 2.0 2.2 0.3 IOH = 2.0mA IOUT2 = 1.0A IOL = 4.0mA VSS 4.50 4.60 4.20 4.35 3.0 2.4 2.0 2.9 3.6 0.4 VOUT 4.75 4.50 VSS 2.80 2.50 2.90 2.60 VPFD 100mV 100 3.0 3.5 VCC + 0.3 0.8 2.0 2.0 0.3 2.4 2.0 2.9 3.6 0.4 VOUT 3.00 2.70 1 1 160 100 100 3.0 3.5 VCC + 0.3 0.8 Min M40Z111W Unit Typ 2 Max 4 150 1 1 100 65 mA nA A A mA mA A V V V V V V V V V V
Data retention mode ICCDR current ILI ILO(2) IOUT1 IOUT2 VBAT VIH VIL VOH VOHB VOL THS Input leakage current Output leakage current VOUT current (active) VOUT current (battery back-up) Battery voltage Input high voltage Input low voltage Output high voltage VOH battery back-up Output low voltage Threshold select voltage Power-fail deselect voltage (THS = VSS) Power-fail deselect voltage (THS = VOUT) Battery back-up switchover voltage
VPFD
VSO
1. Valid for ambient operating temperature: TA = 40 to 85C; VCC = 4.5 to 5.5V or 2.7 to 3.6V (except where noted). 2. Outputs deselected.
14/21
M40Z111, M40Z111W
Package mechanical data
5
Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 8. SOH28 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline
A2 B e
A C eB CP
D
N
E
H A1 L
1 SOH-A
Note:
Drawing is not to scale.
15/21
Package mechanical data Table 7.
Symbol Typ A A1 A2 B C D E e eB H L a N
CP
M40Z111, M40Z111W
SOH28 28-lead plastic small outline, battery SNAPHAT, pack. mech. data
mm Min Max 3.05 0.05 2.34 0.36 0.15 17.71 8.23 1.27 3.20 11.51 0.41 0 28
0.10
inches Typ Min Max 0.120 0.002 0.092 0.014 0.006 0.697 0.324 0.050 0.126 0.453 0.016 0 28
0.004
0.36 2.69 0.51 0.32 18.49 8.89 3.61 12.70 1.27 8
0.014 0.106 0.020 0.012 0.728 0.350 0.142 0.500 0.050 8
16/21
M40Z111, M40Z111W Figure 9.
Package mechanical data 4-pin SNAPHAT housing for 48mAh battery, package outline
A1
A2 A A3
eA D
B eB
L
E
SHZP-A
Note:
Drawing is not to scale. Table 8.
Symbol Typ A A1 A2 A3 B D E eA eB L 0.46 21.21 14.22 15.55 3.20 2.03 6.73 6.48 Min Max 9.78 7.24 6.99 0.38 0.56 21.84 14.99 15.95 3.61 2.29 0.018 0.835 0.560 0.612 0.126 0.080 0.265 0.255 Typ Min Max 0.385 0.285 0.275 0.015 0.022 0.860 0.590 0.628 0.142 0.090
4-pin SNAPHAT housing for 48mAh battery, package mechanical data
mm inches
17/21
Package mechanical data
M40Z111, M40Z111W
Figure 10. 4-pin SNAPHAT housing for 120mAh battery, package outline
A1
A2 A A3
eA D
B eB
L
E
SHZP-A
Note:
Drawing is not to scale. Table 9.
Symbol Typ A A1 A2 A3 B D E eA eB L 0.46 21.21 17.27 15.55 3.20 2.03 8.00 7.24 Min Max 10.54 8.51 8.00 0.38 0.56 21.84 18.03 15.95 3.61 2.29 0.018 0.835 0.680 0.612 0.126 0.080 0.315 0.285 Typ Min Max 0.415 0.335 0.315 0.015 0.022 0.860 0.710 0.628 0.142 0.090
4-pin SNAPHAT housing for 120mAh battery, package mechanical data
mm inches
18/21
M40Z111, M40Z111W
Part numbering
6
Part numbering
Table 10.
Example:
Ordering information scheme
M40Z 111W MH 6 E
Device type M40Z
Supply voltage and write protect voltage 111 = VCC = 4.5 to 5.5V; VPFD = 4.3 to 4.5V THS = VSS = 4.5 VPFD 4.75V THS = VOUT = 4.2 VPFD 4.5V 111W = VCC = 2.7 to 3.6V; VPFD = 2.6 to 2.7V THS = VSS = 2.8 VPFD 3.0V VCC = 2.7 to 3.3V THS = VOUT = 2.5 VPFD 2.7V
Package MH(1) = SOH28
Temperature range 6 = 40 to 85C
Shipping method for SOIC E = Lead-free ECOPACK package, tubes F = Lead-free ECOPACK package, tape & reel
1. The SOIC package (SOH28) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4ZXX-BR00SHX" in plastic tubes or "M4ZXX-BR00SHXTR" in tape & reel form.
Caution:
Do not place the SNAPHAT battery package "M4ZXX-BR00SH" in conductive foam as this will drain the lithium button-cell battery. For a list of available options (e.g., speed, package) or for further information on any aspect of this device, please contact the ST sales office nearest to you. Table 11. Battery table
Description Package SH SH
Part number
M4Z28-BR00SH1 SNAPHAT housing for 48mAh battery M4Z32-BR00SH1 SNAPHAT housing for 120mAh battery
19/21
Revision history
M40Z111, M40Z111W
7
Revision history
Table 12.
Date Sep-2000
Document revision history
Revision 1 First Draft Issue Reformatted, TOC added, changed DC Characteristics (Table 6); changed battery, ind. temperature information (Table 3, 2, 10, 11, Figure 9, 10); Corrected SOIC label (Figure 2); added E2 to Hookup (Figure 3) Modify reflow time and temperature footnote (Table 3) Reformatted document; added lead-free second level interconnect information to cover page and Section 5: Package mechanical data; updated Figure 5, Table 3, 10, 11. Changes
14-Sep-2001
2
13-May-2002 12-Nov-2007
3 4
20/21
M40Z111, M40Z111W
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
21/21
|
